JPS645782B2 - - Google Patents
Info
- Publication number
- JPS645782B2 JPS645782B2 JP57155373A JP15537382A JPS645782B2 JP S645782 B2 JPS645782 B2 JP S645782B2 JP 57155373 A JP57155373 A JP 57155373A JP 15537382 A JP15537382 A JP 15537382A JP S645782 B2 JPS645782 B2 JP S645782B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- pcm
- circuit
- time
- synchronization signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 5
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000003708 edge detection Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 11
- 230000007423 decrease Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 238000007493 shaping process Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Digital Magnetic Recording (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57155373A JPS5944144A (ja) | 1982-09-07 | 1982-09-07 | 同期信号発生装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57155373A JPS5944144A (ja) | 1982-09-07 | 1982-09-07 | 同期信号発生装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5944144A JPS5944144A (ja) | 1984-03-12 |
| JPS645782B2 true JPS645782B2 (enrdf_load_html_response) | 1989-01-31 |
Family
ID=15604510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57155373A Granted JPS5944144A (ja) | 1982-09-07 | 1982-09-07 | 同期信号発生装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5944144A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63318848A (ja) * | 1987-06-22 | 1988-12-27 | Furuno Electric Co Ltd | 同期信号発生回路装置 |
-
1982
- 1982-09-07 JP JP57155373A patent/JPS5944144A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5944144A (ja) | 1984-03-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4397011A (en) | Apparatus for reproducing disc record | |
| US5579184A (en) | Playback clock signal generating circuit which uses a first and second phase lock loop | |
| US5786953A (en) | Arrangement for reproducing n digital signals having n phase-locked loops each including a phase shifter, controlled by an integrating element, arranged between a VCO output and a phase detector | |
| TW393763B (en) | Disk reproduction device and data slicing circuit | |
| US4580100A (en) | Phase locked loop clock recovery circuit for data reproducing apparatus | |
| JPS645782B2 (enrdf_load_html_response) | ||
| US4862299A (en) | Clock signal regenerator | |
| JPH0434768A (ja) | クロツク抽出回路 | |
| JPH0249573B2 (enrdf_load_html_response) | ||
| JPS6260747B2 (enrdf_load_html_response) | ||
| JP3311428B2 (ja) | トラック追従制御方法 | |
| JPS60195778A (ja) | デイジタル情報復調装置 | |
| JPS63111724A (ja) | クロツク再生位相同期回路 | |
| JPH02156476A (ja) | ディスク記憶装置用ディジタル再生方法及び装置 | |
| KR100223883B1 (ko) | 광 디스크 기록재생기의 회전제어장치 | |
| SU1081653A1 (ru) | Устройство дл записи и воспроизведени цифровой информации на магнитном носителе | |
| JPH0465470B2 (enrdf_load_html_response) | ||
| JPS6217307B2 (enrdf_load_html_response) | ||
| JPS6258067B2 (enrdf_load_html_response) | ||
| JPH0136172B2 (enrdf_load_html_response) | ||
| JPS63111725A (ja) | クロツク再生位相同期回路 | |
| JPH0450673B2 (enrdf_load_html_response) | ||
| JPS6396778A (ja) | クロツク再生位相同期回路 | |
| JPS6080175A (ja) | デ−タ識別回路 | |
| JPS59124012A (ja) | 同期信号再生回路 |