JPS6457742A - Hybrid integrated circuit device - Google Patents

Hybrid integrated circuit device

Info

Publication number
JPS6457742A
JPS6457742A JP21561587A JP21561587A JPS6457742A JP S6457742 A JPS6457742 A JP S6457742A JP 21561587 A JP21561587 A JP 21561587A JP 21561587 A JP21561587 A JP 21561587A JP S6457742 A JPS6457742 A JP S6457742A
Authority
JP
Japan
Prior art keywords
tie
bars
conductor layers
integrated circuit
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21561587A
Other languages
Japanese (ja)
Inventor
Hideto Nitta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP21561587A priority Critical patent/JPS6457742A/en
Publication of JPS6457742A publication Critical patent/JPS6457742A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To decrease the cost for connecting metallic wires while preventing defects due to disconnection of the metallic wires particularly in a custom-built hybrid integrated circuit device, by connecting adjacent external connecting leads with a part of tie-bars of a lead frame left unremoved. CONSTITUTION:A circuit board 1 having conductor layers 2 is fixed to an island 6 of a lead frame having tie-bars by means of an adhesive. Chip-type active element 3 and passive element 4 are then fixed on the conductor layers 2 by means of an adhesive. Electrodes of these elements are connected to corresponding conductor layers 2 through metallic wires 8 and, further, the conductor layers 2 are connected to corresponding externally connecting leads 51, 52,... The assembly is then sealed with a resin body 9 by transfer molding or the like. Finally, tie-bars except tie-bars 7 between the external connecting leads 53 and 53 are cut off and the external connecting leads 51, 52,... are properly shaped by bending or the like, and the floating electrode of the chip-type active element 3 is grounded. A hybrid integrated circuit device thus obtained is freed of latch-up of chips.
JP21561587A 1987-08-28 1987-08-28 Hybrid integrated circuit device Pending JPS6457742A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21561587A JPS6457742A (en) 1987-08-28 1987-08-28 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21561587A JPS6457742A (en) 1987-08-28 1987-08-28 Hybrid integrated circuit device

Publications (1)

Publication Number Publication Date
JPS6457742A true JPS6457742A (en) 1989-03-06

Family

ID=16675343

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21561587A Pending JPS6457742A (en) 1987-08-28 1987-08-28 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JPS6457742A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6026009B2 (en) * 2013-11-05 2016-11-16 三菱電機株式会社 Semiconductor module

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6026009B2 (en) * 2013-11-05 2016-11-16 三菱電機株式会社 Semiconductor module

Similar Documents

Publication Publication Date Title
JPS6437032A (en) Bendable lead frame assembly of integrated circuit and integrated circuit package
JPS5731166A (en) Semiconductor device
MY109101A (en) Thin type semiconductor device, module structure using the device and method of mounting the device on board
JPS6428930A (en) Semiconductor device
WO1990016079A3 (en) Low impedance packaging
ES8601629A1 (en) Integrated circuit module and method of making same.
TW344870B (en) Semiconductor package and manufacturing method of lead frame
MY121237A (en) Semiconductor device
JPS6457742A (en) Hybrid integrated circuit device
JPS5721847A (en) Semiconductor device
JPS57107059A (en) Semiconductor package
JPS5548943A (en) Composite integrated circuit
JPS6412565A (en) Semiconductor integrated circuit
TW345731B (en) Integrated circuit package leadframe
JPS6046038A (en) Integrated circuit device
EP0162521A3 (en) Package for semiconductor devices
JPS5743450A (en) Manufacture of hybrid integrated circuit
JPS57154863A (en) Manufacture of resin sealing type electronic parts
KR0167288B1 (en) Chip scale package and method of making the same
JPH01234296A (en) Ic card
JPS5578558A (en) Manufacture of semiconductor integrated circuit
JPS60235443A (en) Semiconductor device
JPS5740945A (en) Integrated circuit device
JPS6334510B2 (en)
JPH04127563A (en) Package for semiconductor device