JPS645400Y2 - - Google Patents
Info
- Publication number
- JPS645400Y2 JPS645400Y2 JP15256580U JP15256580U JPS645400Y2 JP S645400 Y2 JPS645400 Y2 JP S645400Y2 JP 15256580 U JP15256580 U JP 15256580U JP 15256580 U JP15256580 U JP 15256580U JP S645400 Y2 JPS645400 Y2 JP S645400Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- flip
- frequency division
- flop
- programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15256580U JPS645400Y2 (enEXAMPLES) | 1980-10-24 | 1980-10-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15256580U JPS645400Y2 (enEXAMPLES) | 1980-10-24 | 1980-10-24 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5774559U JPS5774559U (enEXAMPLES) | 1982-05-08 |
| JPS645400Y2 true JPS645400Y2 (enEXAMPLES) | 1989-02-10 |
Family
ID=29511866
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15256580U Expired JPS645400Y2 (enEXAMPLES) | 1980-10-24 | 1980-10-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS645400Y2 (enEXAMPLES) |
-
1980
- 1980-10-24 JP JP15256580U patent/JPS645400Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5774559U (enEXAMPLES) | 1982-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940007543B1 (ko) | 고속 프로그램가능 분주기 | |
| JP2572283B2 (ja) | 可変分周回路 | |
| US4053739A (en) | Dual modulus programmable counter | |
| CN101908883A (zh) | 可编程小数分频器 | |
| JPS645400Y2 (enEXAMPLES) | ||
| US6725245B2 (en) | High speed programmable counter architecture | |
| JPS6129577B2 (enEXAMPLES) | ||
| US5029191A (en) | Binary counter with resolution doubling | |
| JP3380651B2 (ja) | 可変分周器 | |
| JPS6239570B2 (enEXAMPLES) | ||
| RU2037958C1 (ru) | Делитель частоты | |
| JPS6130451B2 (enEXAMPLES) | ||
| JP2530663B2 (ja) | 分周回路 | |
| US4081755A (en) | Baud rate generator utilizing single clock source | |
| JP2695037B2 (ja) | エラーパルス延伸回路 | |
| JP3850367B2 (ja) | クロック信号分周装置 | |
| JP2682889B2 (ja) | 可変分周器 | |
| JPS6213851B2 (enEXAMPLES) | ||
| JPS58129833A (ja) | 可変分周器 | |
| SU553749A1 (ru) | Пересчетное устройство | |
| SU1128390A1 (ru) | Делитель частоты следовани импульсов | |
| JPS635300Y2 (enEXAMPLES) | ||
| JP2689539B2 (ja) | 分周器 | |
| JPS6233394Y2 (enEXAMPLES) | ||
| JPH06120815A (ja) | パルススワロー方式可変分周器 |