JPS6447060A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS6447060A JPS6447060A JP20548187A JP20548187A JPS6447060A JP S6447060 A JPS6447060 A JP S6447060A JP 20548187 A JP20548187 A JP 20548187A JP 20548187 A JP20548187 A JP 20548187A JP S6447060 A JPS6447060 A JP S6447060A
- Authority
- JP
- Japan
- Prior art keywords
- internal electrodes
- row
- bonding wire
- 80mum
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
Landscapes
- Wire Bonding (AREA)
Abstract
PURPOSE:To make a bonding wire hard to be short-circuited by a method wherein first internal electrodes formed in a line in a vertical direction on the step higher than an IC chip mounting section by a step and second internal electrodes formed at the position higher than the first internal electrodes in level by 20-80mum are provided. CONSTITUTION:Internal electrodes 3 in the first row are equal to internal electrodes 2 in the second row in thickness and an alumina coated film 10 20-80mum in thickness is formed on a step on a ceramic substrate where the internal electrodes 2 in the second row are to be built before these internal electrodes 2 and 3 are printed on. Therefore, the internal electrodes in the second row are made to be substantially higher than the first row internal electrodes in level by 20-80mum, whereby a bonding wire 6 in the first row connecting the first row internal electrodes 3 with each connecting section of an IC chip is made to differ from a bonding wire 5, which connects the second row internal electrodes 2 with each connecting section of an IC chip 7, in level, so that the short-circuit between the first row bonding wire 6 and the second row bonding wire 5 is prevented from taking place.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20548187A JPS6447060A (en) | 1987-08-18 | 1987-08-18 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20548187A JPS6447060A (en) | 1987-08-18 | 1987-08-18 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6447060A true JPS6447060A (en) | 1989-02-21 |
Family
ID=16507568
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20548187A Pending JPS6447060A (en) | 1987-08-18 | 1987-08-18 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6447060A (en) |
-
1987
- 1987-08-18 JP JP20548187A patent/JPS6447060A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4458291A (en) | Package for enclosing semiconductor elements | |
FR2641394B1 (en) | METHOD FOR MANUFACTURING A PRINTED HEAD OF A PHOTOEMISSIVE DIODE ARRAY | |
JPS641269A (en) | Semiconductor device | |
ATE54776T1 (en) | SEMICONDUCTOR ELEMENT AND MANUFACTURING PROCESS. | |
EP0375908A3 (en) | Method and structure for implementing dynamic chip burn-in | |
JPS6447060A (en) | Semiconductor device | |
JPS5615065A (en) | Semiconductor integrated circuit | |
JPS6473753A (en) | Semiconductor integrated circuit device | |
JP2545107B2 (en) | Circuit board | |
JPS6425427A (en) | Connection of semiconductor element | |
JPH04116965A (en) | Thin film semiconductor device | |
JPS57160156A (en) | Semiconductor device | |
JPS6059561U (en) | semiconductor equipment | |
JPS6459953A (en) | Manufacture of compound integrated circuit | |
EP0269063A3 (en) | Mullite ceramic multi-layered substrate and process for producing the same | |
JPS58158273A (en) | Thermal head | |
JPH04274356A (en) | Mounting structure of semiconductor ic | |
JPS6027101A (en) | Multistage chip resistor | |
JPS5991072A (en) | Thermal head | |
JPS6436030A (en) | Semiconductor device | |
JPS6444027A (en) | Semiconductor device | |
JPS6461038A (en) | Manufacture of semiconductor device | |
JPS5552231A (en) | Semiconductor attaching device | |
JPS6428831A (en) | Hybrid ic | |
JPS5679455A (en) | Semiconductor device |