JPS6444475U - - Google Patents
Info
- Publication number
- JPS6444475U JPS6444475U JP13874587U JP13874587U JPS6444475U JP S6444475 U JPS6444475 U JP S6444475U JP 13874587 U JP13874587 U JP 13874587U JP 13874587 U JP13874587 U JP 13874587U JP S6444475 U JPS6444475 U JP S6444475U
- Authority
- JP
- Japan
- Prior art keywords
- output
- relay
- circuit
- input
- gate circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Testing Electric Properties And Detecting Electric Faults (AREA)
- Tests Of Electronic Circuits (AREA)
Description
第1図はこの考案による実施例の構成図、第2
図は第1図のタイムチヤートの一例を示す図、第
3図はリレーを使用した構成図、第4図は第3図
のタイムチヤートの一例を示す図である。
1……FF、2……FF、3……一致検出回路
、4……一致検出回路、5……ゲート回路、6…
…リレー、7……リレー、8……リレー制御回路
、11……バス、12……測定器、13……リレ
ー回路、14……部品。
Figure 1 is a configuration diagram of an embodiment according to this invention, Figure 2
3 is a diagram showing an example of the time chart in FIG. 1, FIG. 3 is a block diagram using a relay, and FIG. 4 is a diagram showing an example of the time chart in FIG. 3. 1...FF, 2...FF, 3...Coincidence detection circuit, 4...Coincidence detection circuit, 5...Gate circuit, 6...
... Relay, 7 ... Relay, 8 ... Relay control circuit, 11 ... Bus, 12 ... Measuring instrument, 13 ... Relay circuit, 14 ... Parts.
Claims (1)
FF出力に接続されるリレーとで構成するリレー
制御回路において、 前記各FFの入出力を比較する一致検出回路と
、 前記一致検出回路出力を並列入力とするゲート
回路とを備え、 前記ゲート回路出力があるときは前記リレーの
待ち時間Tを取り、前記ゲート回路出力がないと
きは前記リレーの待ち時間Tを取らないことを特
徴とするリレー制御回路。[Scope of Claim for Utility Model Registration] A relay control circuit comprising a plurality of FFs receiving setting data as input and a relay connected to each FF output, comprising: a coincidence detection circuit for comparing input and output of each FF; , and a gate circuit which receives the output of the coincidence detection circuit as a parallel input, and when there is an output of the gate circuit, the waiting time T of the relay is taken, and when there is no output of the gate circuit, the waiting time T of the relay is taken. A relay control circuit characterized in that:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13874587U JPH0540457Y2 (en) | 1987-09-10 | 1987-09-10 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13874587U JPH0540457Y2 (en) | 1987-09-10 | 1987-09-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6444475U true JPS6444475U (en) | 1989-03-16 |
JPH0540457Y2 JPH0540457Y2 (en) | 1993-10-14 |
Family
ID=31401369
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13874587U Expired - Lifetime JPH0540457Y2 (en) | 1987-09-10 | 1987-09-10 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0540457Y2 (en) |
-
1987
- 1987-09-10 JP JP13874587U patent/JPH0540457Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0540457Y2 (en) | 1993-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6444475U (en) | ||
JPH02104448U (en) | ||
JPS6397103U (en) | ||
JPS58152047U (en) | 3 state gate control circuit | |
JPS6344535U (en) | ||
JPS6246934U (en) | ||
JPS62162754U (en) | ||
JPS60649U (en) | Multi-CPU system synchronization device | |
JPH022706U (en) | ||
JPS62132457U (en) | ||
JPS614235U (en) | Signal processor input/output control device | |
JPS62125960U (en) | ||
JPH0274759U (en) | ||
JPS6034653U (en) | Central processing unit input/output port circuit | |
JPS63131229U (en) | ||
JPS6454102U (en) | ||
JPS62127122U (en) | ||
JPS6087047U (en) | Control device | |
JPS62187351U (en) | ||
JPH0161754U (en) | ||
JPH0328469U (en) | ||
JPS6059686U (en) | signal monitoring circuit | |
JPH0258803U (en) | ||
JPS60121351U (en) | Pilot signal identification circuit | |
JPS6392910U (en) |