JPS6432362A - Supervisory system for communication time - Google Patents
Supervisory system for communication timeInfo
- Publication number
- JPS6432362A JPS6432362A JP62189313A JP18931387A JPS6432362A JP S6432362 A JPS6432362 A JP S6432362A JP 62189313 A JP62189313 A JP 62189313A JP 18931387 A JP18931387 A JP 18931387A JP S6432362 A JPS6432362 A JP S6432362A
- Authority
- JP
- Japan
- Prior art keywords
- buffer
- data
- output
- mpu
- circuit control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Abstract
PURPOSE:To realize a communication time supervising system where a timer circuit for a circuit control system is simplified by using the buffer '0' outputted from a circuit control part every time the data is set from an MPU as the timing signals for circuit control. CONSTITUTION:A reset signal is supplied to an FF 16 from an MPU 12 and the output of the FF 16 is set at '0' every time the data is set at a transmission data buffer 11 from the MPU 12. In this case, the output of the FF 16 is quickly set by the output pulse of a load pulse generator 14 and equal to '1'. While the buffer 11 and a holding register 13 form a 2-story parallel buffer and the data supplied to the buffer 11 are quickly shifted to the register 13. Thus the output of the FF 16 rises up to '1' from '0'. Receiving this timing signal, the MPU 12 sets the next data at the buffer 11 and the output of the FF 16 is quickly reset to '0'. This reset state of the FF 16 is kept until the P/S conversion data is completely sent out of the register 13. In this case, the resetting time width of the FF 16 is constant and therefore this reset signal is used as a timer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62189313A JPS6432362A (en) | 1987-07-28 | 1987-07-28 | Supervisory system for communication time |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62189313A JPS6432362A (en) | 1987-07-28 | 1987-07-28 | Supervisory system for communication time |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6432362A true JPS6432362A (en) | 1989-02-02 |
Family
ID=16239262
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62189313A Pending JPS6432362A (en) | 1987-07-28 | 1987-07-28 | Supervisory system for communication time |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6432362A (en) |
-
1987
- 1987-07-28 JP JP62189313A patent/JPS6432362A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6469132A (en) | Initial synchronizing system for spectrum diffusion communication | |
JPS561645A (en) | Remote control system for optical repeater | |
EP0263377A3 (en) | High-speed pulse swallower | |
JPS55161447A (en) | Data transmission system | |
JPS6432362A (en) | Supervisory system for communication time | |
JPS5611504A (en) | Control timing system | |
JPS5588148A (en) | Test system of input-output control system | |
JPS5443429A (en) | Multiple series input process system | |
JPS53139456A (en) | Clock driver circuit | |
JPS57204648A (en) | Input and output device of optical data | |
JPS5534518A (en) | Lsi parameter setting system | |
JPS543406A (en) | Data receiving system | |
JPS5587201A (en) | Double system controller | |
JPS5735447A (en) | Data transmission system | |
JPS5534521A (en) | Transmission signal repeating system | |
JPS5689156A (en) | Repeater for digital communication | |
JPS55159649A (en) | Timing equalizing system | |
ATE77190T1 (en) | OPERATION CONTROL SYSTEM FOR ONE OR MORE DEVICES. | |
JPS5427678A (en) | Operational amount output system for digital controller | |
JPS5396605A (en) | Data transmission system | |
JPS53113577A (en) | Setting time output system of timer | |
JPS54918A (en) | Facsimile transmission system | |
JPS53114658A (en) | Delay timer circuit | |
JPS5639630A (en) | Pulse generating circuit for digital-analog conversion | |
JPS57157621A (en) | Digital error generating circuit |