JPS642972B2 - - Google Patents
Info
- Publication number
- JPS642972B2 JPS642972B2 JP57232784A JP23278482A JPS642972B2 JP S642972 B2 JPS642972 B2 JP S642972B2 JP 57232784 A JP57232784 A JP 57232784A JP 23278482 A JP23278482 A JP 23278482A JP S642972 B2 JPS642972 B2 JP S642972B2
- Authority
- JP
- Japan
- Prior art keywords
- flop
- error
- flip
- check circuit
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57232784A JPS59123949A (ja) | 1982-12-29 | 1982-12-29 | エラ−発生時の処理方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57232784A JPS59123949A (ja) | 1982-12-29 | 1982-12-29 | エラ−発生時の処理方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59123949A JPS59123949A (ja) | 1984-07-17 |
JPS642972B2 true JPS642972B2 (enrdf_load_html_response) | 1989-01-19 |
Family
ID=16944682
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57232784A Granted JPS59123949A (ja) | 1982-12-29 | 1982-12-29 | エラ−発生時の処理方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59123949A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2580558B2 (ja) * | 1985-04-26 | 1997-02-12 | 株式会社日立製作所 | インタフェース装置 |
-
1982
- 1982-12-29 JP JP57232784A patent/JPS59123949A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59123949A (ja) | 1984-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4538273A (en) | Dual input watchdog timer | |
EP0186006B1 (en) | Multiprocessor system | |
US4716526A (en) | Multiprocessor system | |
US4641261A (en) | Universal interface circuit for microprocessor peripherals | |
GB1462690A (en) | Computer comprising three data processors | |
US5578953A (en) | Self-resetting status register | |
US4380736A (en) | Peripheral interface adapter circuit for counter synchronization | |
US5673419A (en) | Parity bit emulator with write parity bit checking | |
JPS642972B2 (enrdf_load_html_response) | ||
US4551836A (en) | Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system | |
JPS58107932A (ja) | 共通バス障害チエツク方式 | |
JPS6051729B2 (ja) | 複合ラッチ回路 | |
JPS57167200A (en) | Memory backup circuit | |
JPS62127918A (ja) | 論理回路 | |
JP2979918B2 (ja) | 割り込み検出回路 | |
JPH0546105Y2 (enrdf_load_html_response) | ||
JPS63126041A (ja) | 信号入力装置 | |
JPH0658386B2 (ja) | カウンタ装置 | |
JPS6213697B2 (enrdf_load_html_response) | ||
JPH067379B2 (ja) | ダイレクト・メモリ・アクセス・コントロ−ル回路 | |
JPS624746B2 (enrdf_load_html_response) | ||
JPS61109154A (ja) | 固定デ−タ・レジスタのエラ−検出方式 | |
JPS5839339B2 (ja) | 計算機プログラム正常動作表示装置 | |
JPH0460846A (ja) | フォールト・トレラント・コンピュータ | |
JPH0421895B2 (enrdf_load_html_response) |