JPS6427097A - Mask rom device - Google Patents
Mask rom deviceInfo
- Publication number
- JPS6427097A JPS6427097A JP18529487A JP18529487A JPS6427097A JP S6427097 A JPS6427097 A JP S6427097A JP 18529487 A JP18529487 A JP 18529487A JP 18529487 A JP18529487 A JP 18529487A JP S6427097 A JPS6427097 A JP S6427097A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- circuit
- time
- data
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To prevent the mixing of a device in a manufacturing process, etc., by providing an identification memory area to program desired data necessary for a manufacturer at the area other than a main memory area, and reading the data electrically. CONSTITUTION:An identification memory 13 has the same constitution as a main memory 12, and in the process of a switching system for an ion injection mask, the data desired by a destination are programmed into the memory 12, and simultaneously, the data required by the manufacturer are programmed. At the time of an ordinary action, a maximum 5V voltage is applied to an address input terminal AX and a circuit 11 is operated. In such a time, an output 18 of a high-voltage detecting circuit 16 goes to an 'L' level, and only the memory 12 is connected to a sense amplifier circuit 14 by a decoder circuit 17. When a high-voltage of 10V or more is applied to the terminal AX, the output 18 goes to an 'H' level, and the memory 13 and the circuit 14 are connected. The program information of the memory 13 is read out through an output buffer circuit 15 in the same way as the time of the ordinary action, and the mixing of the device can be prevented.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18529487A JP2942258B2 (en) | 1987-07-23 | 1987-07-23 | Mask ROM device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18529487A JP2942258B2 (en) | 1987-07-23 | 1987-07-23 | Mask ROM device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6427097A true JPS6427097A (en) | 1989-01-30 |
JP2942258B2 JP2942258B2 (en) | 1999-08-30 |
Family
ID=16168341
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18529487A Expired - Fee Related JP2942258B2 (en) | 1987-07-23 | 1987-07-23 | Mask ROM device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2942258B2 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57191894A (en) * | 1981-05-20 | 1982-11-25 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPS61105798A (en) * | 1984-10-29 | 1986-05-23 | Nec Corp | P rom ic |
-
1987
- 1987-07-23 JP JP18529487A patent/JP2942258B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57191894A (en) * | 1981-05-20 | 1982-11-25 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPS61105798A (en) * | 1984-10-29 | 1986-05-23 | Nec Corp | P rom ic |
Also Published As
Publication number | Publication date |
---|---|
JP2942258B2 (en) | 1999-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK401885A (en) | NON-VOLATILE LATCH CIRCUIT | |
GB2179220B (en) | Power-on reset circuit arrangements | |
JPS5667964A (en) | Integrated circuit | |
KR910010308A (en) | Error Correction Circuit of EEPROM | |
JPS6427097A (en) | Mask rom device | |
ATE67892T1 (en) | INTEGRATED SEMICONDUCTOR MEMORY. | |
JPS5625295A (en) | Semiconductor device | |
JPS6446300A (en) | Semiconductor memory | |
JPS6447972A (en) | Memory ic testing circuit | |
JPS57128068A (en) | Semiconductor memory storage | |
JPS573291A (en) | Associative memory circuit | |
JPS577690A (en) | Initial program loading system | |
JPS5629724A (en) | Information processor | |
JPS6455691A (en) | Memory card device | |
JPS5459839A (en) | Information processor | |
JPS5693167A (en) | Memory replacement control system | |
JPS5730172A (en) | Buffer memory control system | |
JPS5786199A (en) | Patch control system | |
JPS57201903A (en) | Plural operation sequence generating system in numerical control device | |
JPS57197653A (en) | Control device of microprogram | |
JPS57191895A (en) | Semiconductor integrated circuit | |
JPS55105890A (en) | Memory control system | |
JPS5785145A (en) | Address detection system | |
JPH03276382A (en) | Terminal equipment for portable type semiconductor memory device | |
JPS5640347A (en) | Data transmission system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |