JPS5786199A - Patch control system - Google Patents
Patch control systemInfo
- Publication number
- JPS5786199A JPS5786199A JP55161724A JP16172480A JPS5786199A JP S5786199 A JPS5786199 A JP S5786199A JP 55161724 A JP55161724 A JP 55161724A JP 16172480 A JP16172480 A JP 16172480A JP S5786199 A JPS5786199 A JP S5786199A
- Authority
- JP
- Japan
- Prior art keywords
- information
- address
- addresses
- register
- patch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE:To grasp the result of correction securely by providing patch display parts which correspond to all address of a memory, and by recording information, showing that information correction is made at each address, on a corresponding patch display parts and referring to it. CONSTITUTION:To an information part 11 of addresses A1-An constituting a memory 1, one-bit patch display parts 12 which correspond to all addresses are added. When information correction at the information part 11 is not done, the addresses A1-An of the display parts 12 are set to logical values 0. To correct information Di in the address Ai of the information part 11 into D'1, the address Ai is inputted from a terminal 10 to an address register 2 to read pieces of information Di and Pi at the information part 11 and display part 12 having the address Ai to a register 3. At this time, gates 5-0-5-32, and 6 turn on through gates 8 and 7 because the patch display information Pi has the logical value 0. Then, patch display information P'i having a logical value 1 from a terminal 12 is set in the address Ai, and information D'i is stored in the address Ai through a register 4 from terminals 11-0-11-32.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55161724A JPS5786199A (en) | 1980-11-17 | 1980-11-17 | Patch control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55161724A JPS5786199A (en) | 1980-11-17 | 1980-11-17 | Patch control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5786199A true JPS5786199A (en) | 1982-05-29 |
Family
ID=15740669
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55161724A Pending JPS5786199A (en) | 1980-11-17 | 1980-11-17 | Patch control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5786199A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009527314A (en) * | 2006-02-23 | 2009-07-30 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Iron shoe |
-
1980
- 1980-11-17 JP JP55161724A patent/JPS5786199A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009527314A (en) * | 2006-02-23 | 2009-07-30 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Iron shoe |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0267612A3 (en) | Timer/counter using a register block | |
MY114049A (en) | Method and apparatus for correcting a multilevel cell memory by using error locating codes | |
JPS56134390A (en) | Rom element | |
JPS5771596A (en) | Nonolithic memory chip provided with correcting function | |
JPS5786199A (en) | Patch control system | |
GB1528231A (en) | Information processing systems | |
JPS57749A (en) | Parallel data comparison system | |
KR910005570A (en) | Programmable Subframe PWM Circuit | |
JPS56166551A (en) | Operation control | |
JPS57113497A (en) | Error correction system | |
JPS6349860A (en) | Using system for e2prom | |
JPS57203150A (en) | History recording system of logical device | |
JPS57100698A (en) | Error correction system | |
JPS5618787A (en) | Time counting system | |
JPS573291A (en) | Associative memory circuit | |
JPS5785141A (en) | Log data obtaining device | |
JPS5733472A (en) | Memory access control system | |
JPS6427097A (en) | Mask rom device | |
JPS5640347A (en) | Data transmission system | |
JPS6455652A (en) | Data processor | |
JPS5794998A (en) | Nonvolatile semiconductor memory | |
JPS5785158A (en) | Microprocessor | |
JPS6476462A (en) | Device for correcting time base | |
JPS57130153A (en) | Program control device | |
JPS5485646A (en) | Data transfer method between input and output units via microprocessor |