JPS6424543A - Timing synchronizing circuit for modem - Google Patents

Timing synchronizing circuit for modem

Info

Publication number
JPS6424543A
JPS6424543A JP62180677A JP18067787A JPS6424543A JP S6424543 A JPS6424543 A JP S6424543A JP 62180677 A JP62180677 A JP 62180677A JP 18067787 A JP18067787 A JP 18067787A JP S6424543 A JPS6424543 A JP S6424543A
Authority
JP
Japan
Prior art keywords
phase
reception timing
transmission timing
phase difference
timing phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62180677A
Other languages
Japanese (ja)
Inventor
Ario Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP62180677A priority Critical patent/JPS6424543A/en
Publication of JPS6424543A publication Critical patent/JPS6424543A/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To securely synchronize a reception timing signal with a transmission timing phase in a short time by obtaining phase difference information which does not depend upon an amplitude according to N sampled values obtained in one rotation of a reception timing phase. CONSTITUTION:A signal with a transmission timing waveform is sampled at a frequency N (N: positive integer larger than 3) times as high as a modulation speed according to the reception timing phase to calculate the sum of squares of N sampled values of a sampling means in one rotation of the reception timing phase and also normalize specific sampled values among N values with the sum of the squares, thereby calculating the phase difference information which does not depend upon the amplitude of the signal with the transmission timing waveform. Then phase difference corresponding to plural pieces of phase difference information are stored previously and the reception timing phase is shifted according to a phase difference discriminated by a phase discriminating means corresponding to the calculated phase information of a calculating means to control the reception timing phase to the transmission timing phase. Consequently, the reception timing phase can accurately be synchronized with the transmission timing phase.
JP62180677A 1987-07-20 1987-07-20 Timing synchronizing circuit for modem Pending JPS6424543A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62180677A JPS6424543A (en) 1987-07-20 1987-07-20 Timing synchronizing circuit for modem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62180677A JPS6424543A (en) 1987-07-20 1987-07-20 Timing synchronizing circuit for modem

Publications (1)

Publication Number Publication Date
JPS6424543A true JPS6424543A (en) 1989-01-26

Family

ID=16087375

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62180677A Pending JPS6424543A (en) 1987-07-20 1987-07-20 Timing synchronizing circuit for modem

Country Status (1)

Country Link
JP (1) JPS6424543A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110567362A (en) * 2019-07-29 2019-12-13 上海卫星装备研究所 automatic amplitude modulation method, system and medium applied to induction synchronizer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110567362A (en) * 2019-07-29 2019-12-13 上海卫星装备研究所 automatic amplitude modulation method, system and medium applied to induction synchronizer

Similar Documents

Publication Publication Date Title
EP0321021A3 (en) Data demodulator baud clock phase locking
DE3788383D1 (en) Method and circuit arrangement for ensuring the bit synchronization of a data block in a receiver.
CA2102406A1 (en) Apparatus for and Method of Synchronizing a Clock Signal
CA2099394A1 (en) Dqpsk delay detection circuit
EP0360691A3 (en) Apparatus for receiving digital signal
JPS6424543A (en) Timing synchronizing circuit for modem
ES8801069A1 (en) Receiver for phase shift modulated carrier signals.
AU5148290A (en) Procedure and device for timing recovery in the reception of base band digital signals
JPS6425357A (en) Digital data detector
JPS5757051A (en) Fm stereo receiver
CA2013493A1 (en) Clock extracting circuit in digital-line signal receiver
JPS56160175A (en) Synchronous signal generator
JPS566568A (en) Sampling method for facsimile signal
JPS57106255A (en) Bit synchronizing system
GB1166017A (en) Digital Demodulator
JPS5513549A (en) Timing phase synchronizing system
JPS6424542A (en) Timing synchronizing circuit for modem
EP0391577A3 (en) Sampling circuits
JPS566569A (en) Sampling method for facsimile signal
JPS5294110A (en) Phase synchronizer using modified fm method
JPS54151313A (en) Synchronizing timing generation circuit for reception bit
SU1285556A2 (en) Synchronous discriminator
JPS57143963A (en) Data detector
JPS5520043A (en) Timing phase cynchronous system
THORNHILL Fine synchronization of coherent frequency hopping signals[Final Report]