JPS642441A - Communication control equipment - Google Patents

Communication control equipment

Info

Publication number
JPS642441A
JPS642441A JP15651887A JP15651887A JPS642441A JP S642441 A JPS642441 A JP S642441A JP 15651887 A JP15651887 A JP 15651887A JP 15651887 A JP15651887 A JP 15651887A JP S642441 A JPS642441 A JP S642441A
Authority
JP
Japan
Prior art keywords
counter
pulses
terminal
mpu
communication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15651887A
Other languages
Japanese (ja)
Other versions
JPH012441A (en
Inventor
Hiroshi Shirakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP15651887A priority Critical patent/JPS642441A/en
Publication of JPH012441A publication Critical patent/JPH012441A/en
Publication of JPS642441A publication Critical patent/JPS642441A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To reduce the load on an MPU and to improve the communication efficiency by generating terminal number select pulses by the hardware in a communication controller which generates terminal address select pulses and select an opposite communication terminal among plural terminals to transmit and receive serial data.
CONSTITUTION: When the MPU 1 confirms that there is a signal on neither of data transmitting and receiving lines SD and RD at the start of a communication from a signal from a delay circuit 8, a control signal line ER is held at low level and a terminal address selection mode is entered. Then the MPU 1 sets a numeral corresponding to the address of the opposite communication terminal in a presettable counter 9. This counter 9 actuates a counter 10 with a clearing function. Consequently, the counter 10 outputs count pulses as terminal address select pulses 200 through an inverter 12. The pulses 200 are sent out to the line SD through a gate 11 and a driver 3 and also inputted to the counter 9. The counter 9 counts down from the set numeral in synchronism with the input of a pulse 200 and stops the operation of the counter 10 when the counted value reaches 0.
COPYRIGHT: (C)1989,JPO&Japio
JP15651887A 1987-06-25 1987-06-25 Communication control equipment Pending JPS642441A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15651887A JPS642441A (en) 1987-06-25 1987-06-25 Communication control equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15651887A JPS642441A (en) 1987-06-25 1987-06-25 Communication control equipment

Publications (2)

Publication Number Publication Date
JPH012441A JPH012441A (en) 1989-01-06
JPS642441A true JPS642441A (en) 1989-01-06

Family

ID=15629536

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15651887A Pending JPS642441A (en) 1987-06-25 1987-06-25 Communication control equipment

Country Status (1)

Country Link
JP (1) JPS642441A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005310154A (en) * 2004-04-19 2005-11-04 Intersil Americas Inc Two-wire chip-to-chip interface
JP2008135455A (en) * 2006-11-27 2008-06-12 Ngk Insulators Ltd Chip transfer apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005310154A (en) * 2004-04-19 2005-11-04 Intersil Americas Inc Two-wire chip-to-chip interface
JP2008135455A (en) * 2006-11-27 2008-06-12 Ngk Insulators Ltd Chip transfer apparatus

Similar Documents

Publication Publication Date Title
US4225752A (en) High speed, low noise digital data communication system
JPS642441A (en) Communication control equipment
EP0049627A2 (en) Byte-to-bit synchronizing circuitry
JPS558120A (en) Tone detection device
JPS56158546A (en) Transmission and reception controlling circuit
US4333176A (en) Data extraction means for use in a data transmission system
EP0213804B1 (en) Inter-bus system
JPS5784645A (en) By-pass circuit
US4229623A (en) Receiving means for use in a high speed, low noise digital data communication system
JPS5850829A (en) Transmission line interface circuit for burst two-way transmission
US4229621A (en) Transmitting means for use in a high speed, low noise digital data communication system
JPS5735447A (en) Data transmission system
JPS56124933A (en) Data processing equipment
SU1265981A1 (en) Device for discriminating pulses
SU1283953A1 (en) Pulse shaper
JPS5717048A (en) Time-division information output system of data transfer circuit
JPS57132452A (en) Terminal device for shift register type signal transmission system
GB1290998A (en)
SU1045388A1 (en) Switching device
SU1411953A1 (en) Selector of pulses by duration
SU1368955A1 (en) Synchronized pulse shaper
JPS564952A (en) Transmission system for vehicle sensing signal
JPS57129071A (en) Field discriminating circuit
JPS6476251A (en) Data bus terminal equipment
JPS57108912A (en) Bus driving circuit