JPS57132452A - Terminal device for shift register type signal transmission system - Google Patents

Terminal device for shift register type signal transmission system

Info

Publication number
JPS57132452A
JPS57132452A JP1788381A JP1788381A JPS57132452A JP S57132452 A JPS57132452 A JP S57132452A JP 1788381 A JP1788381 A JP 1788381A JP 1788381 A JP1788381 A JP 1788381A JP S57132452 A JPS57132452 A JP S57132452A
Authority
JP
Japan
Prior art keywords
signal
transmission
master station
terminal device
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1788381A
Other languages
Japanese (ja)
Inventor
Shigeru Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Tateisi Electronics Co
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tateisi Electronics Co, Omron Tateisi Electronics Co filed Critical Tateisi Electronics Co
Priority to JP1788381A priority Critical patent/JPS57132452A/en
Publication of JPS57132452A publication Critical patent/JPS57132452A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Selective Calling Equipment (AREA)
  • Programmable Controllers (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To optimize signal transmission between the input and output device and a central device, by using a programmable logical controller through the elimination need for a circuit establishing a higher transmission side control procedure and an address discrimination circuit. CONSTITUTION:A signal transmission system consists of a master station 1, data transmission terminal device 2, and data reception terminal device 3, both devices 2 and 3 are connected in series with a transmission line 2b, and the master station 1 is connected at both ends of transmission lines 4a and 4c from both the devices 2 and 3. The devices 2 and 3, and the master station 1 are provided with a signal discriminating circuit 12, which discriminates a data signal represented in amplitude of clock pulses from a synthesis signal from signal lines 4a-4c, to obtain a clock pulse rejecting a signal component from the signal and a master reset signal. The clock pulse and the reset signal are applied to shift registers 5, 6, 9 for a delay in a prescribed time. Without signal discrimination by the address, logic of the clock pulse is used to optimize signal transmission between the master station 1 and an input and output device.
JP1788381A 1981-02-09 1981-02-09 Terminal device for shift register type signal transmission system Pending JPS57132452A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1788381A JPS57132452A (en) 1981-02-09 1981-02-09 Terminal device for shift register type signal transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1788381A JPS57132452A (en) 1981-02-09 1981-02-09 Terminal device for shift register type signal transmission system

Publications (1)

Publication Number Publication Date
JPS57132452A true JPS57132452A (en) 1982-08-16

Family

ID=11956094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1788381A Pending JPS57132452A (en) 1981-02-09 1981-02-09 Terminal device for shift register type signal transmission system

Country Status (1)

Country Link
JP (1) JPS57132452A (en)

Similar Documents

Publication Publication Date Title
TW275726B (en) Apparatus for transmitting an output with predetermined frequency response to an unshielded twisted-pair media and waveform shaping circuit and method employed therein
JPS57132452A (en) Terminal device for shift register type signal transmission system
GB1457929A (en) Data transmissions system
JPS57143957A (en) Serial data transmission system
JPS5231629A (en) Data communiction system
SU1411953A1 (en) Selector of pulses by duration
JPS57135538A (en) Series data transmission system
RU2100900C1 (en) Delay line
SU1283954A1 (en) Pulse shaper
SU1529427A1 (en) Device for time separation of two sampled signals
KR0171848B1 (en) Digital interface circuit
SU1062757A1 (en) Device for transmitting and checking signals
SU1661979A1 (en) Device for separating the first and the letter pulses in packet
SU1762307A1 (en) Device for information transfer
SU902294A1 (en) Device for shaping quasiternary sequence
SU734782A1 (en) Discrete signal transmitting and receiving device
SU1658410A1 (en) Device for digital signal transmission and reception
JPS5798040A (en) Comparator for serial magnitude
SU839037A1 (en) Pulse duration discriminator
SU1688438A1 (en) Data transceiver
JPS5799851A (en) Signal transmission system
JPS5734234A (en) Extension of data bus
SU1166334A1 (en) Device for reception of discrete signals
RU2044406C1 (en) Selector of pulses having given duration
SU1175019A1 (en) Generator of delayed pulses