JPS6422141A - Transmission control system - Google Patents

Transmission control system

Info

Publication number
JPS6422141A
JPS6422141A JP17835587A JP17835587A JPS6422141A JP S6422141 A JPS6422141 A JP S6422141A JP 17835587 A JP17835587 A JP 17835587A JP 17835587 A JP17835587 A JP 17835587A JP S6422141 A JPS6422141 A JP S6422141A
Authority
JP
Japan
Prior art keywords
address
reading
writing
page
condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17835587A
Other languages
Japanese (ja)
Inventor
So Sakakibara
Hideki Kataoka
Tatsuro Takahashi
Yoshitaka Hirano
Shiro Kikuchi
Motoyuki Ishikawa
Akira Inaba
Arata Ando
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Toshiba Corp
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Nippon Telegraph and Telephone Corp filed Critical Toshiba Corp
Priority to JP17835587A priority Critical patent/JPS6422141A/en
Publication of JPS6422141A publication Critical patent/JPS6422141A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To prevent the inversion of a writing address and a reading address from being generated by supervising the writing condition and reading condition of a buffer memory and controlling the transfer speed of an input/output in accordance with the accumulating condition of a packet. CONSTITUTION:At a supervising circuit 201, the reading page and address of output interface circuits 1111-111N to read and transfer the packet while it is presently written in a buffer memory 108 are compared with the writing page and address by comparators 203 and 204. When both pages are coincident and the writing address precedes the reading address, the writing is prohibited. Further, the writing page and address of input interface circuits 1101-110N where the data of the packet during the present reading come in are compared with the reading page and address with comparators 213 and 214, and when both pages are coincident and the reading address precedes, the reading is prohibited.
JP17835587A 1987-07-17 1987-07-17 Transmission control system Pending JPS6422141A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17835587A JPS6422141A (en) 1987-07-17 1987-07-17 Transmission control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17835587A JPS6422141A (en) 1987-07-17 1987-07-17 Transmission control system

Publications (1)

Publication Number Publication Date
JPS6422141A true JPS6422141A (en) 1989-01-25

Family

ID=16047040

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17835587A Pending JPS6422141A (en) 1987-07-17 1987-07-17 Transmission control system

Country Status (1)

Country Link
JP (1) JPS6422141A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008022399A (en) * 2006-07-14 2008-01-31 Auto Network Gijutsu Kenkyusho:Kk Relay connection unit
JP2008135068A (en) * 2000-08-29 2008-06-12 Agere Systems Guardian Corp Shared device and memory using split bus and time slot interface bus arbitration
JP2012191659A (en) * 2012-06-06 2012-10-04 Auto Network Gijutsu Kenkyusho:Kk Relay connection unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008135068A (en) * 2000-08-29 2008-06-12 Agere Systems Guardian Corp Shared device and memory using split bus and time slot interface bus arbitration
JP2008022399A (en) * 2006-07-14 2008-01-31 Auto Network Gijutsu Kenkyusho:Kk Relay connection unit
JP2012191659A (en) * 2012-06-06 2012-10-04 Auto Network Gijutsu Kenkyusho:Kk Relay connection unit

Similar Documents

Publication Publication Date Title
EP0141742A3 (en) Buffer system for input/output portion of digital data processing system
KR880003328A (en) Semiconductor memory device
JPS5786959A (en) Data transfer control system
JPS5797133A (en) Control system of data transfer
JPS6422141A (en) Transmission control system
KR860004349A (en) Process I / O Device of Sequence Controller
JPS57121746A (en) Information processing device
KR880009306A (en) Direct memory access control unit
JPS54142950A (en) Data transfer system
JPS55134442A (en) Data transfer unit
JPS55108030A (en) Data transfer control system
JPS6415844A (en) Memory device
KR900005452B1 (en) Speed - up circuit for micro precessor
JPS5759222A (en) Dma data transfer system
JPS54128226A (en) Random access memory
JPS55105884A (en) Address conversion device
JPS55146530A (en) Data processing device
JPS6467792A (en) Magnetic bubble memory controller
JPS5667430A (en) Dma control device
JPS6435777A (en) Data storage device
JPS6429144A (en) Packet switch using ram arbiter
JPS55112661A (en) Memory control unit
JPS57207942A (en) Unpacking circuit
KR910017291A (en) Old Data Processing Circuit
JPS54148330A (en) Buffer memory control system