JPS6418866U - - Google Patents
Info
- Publication number
- JPS6418866U JPS6418866U JP11273987U JP11273987U JPS6418866U JP S6418866 U JPS6418866 U JP S6418866U JP 11273987 U JP11273987 U JP 11273987U JP 11273987 U JP11273987 U JP 11273987U JP S6418866 U JPS6418866 U JP S6418866U
- Authority
- JP
- Japan
- Prior art keywords
- flip
- image scanner
- outputs
- output
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000007704 transition Effects 0.000 claims description 2
- 244000145845 chattering Species 0.000 claims 1
- 238000013481 data capture Methods 0.000 claims 1
- 230000002401 inhibitory effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Character Input (AREA)
- Image Input (AREA)
- Facsimile Scanning Arrangements (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11273987U JPS6418866U (enrdf_load_stackoverflow) | 1987-07-24 | 1987-07-24 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11273987U JPS6418866U (enrdf_load_stackoverflow) | 1987-07-24 | 1987-07-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6418866U true JPS6418866U (enrdf_load_stackoverflow) | 1989-01-30 |
Family
ID=31351951
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11273987U Pending JPS6418866U (enrdf_load_stackoverflow) | 1987-07-24 | 1987-07-24 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6418866U (enrdf_load_stackoverflow) |
-
1987
- 1987-07-24 JP JP11273987U patent/JPS6418866U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH06103829B2 (ja) | クロック信号の前縁および後縁の両方でデータをサンプルできるb型フリップフロップにd型フリップフロップを変換する装置 | |
JP2641276B2 (ja) | 2段式同期装置 | |
JPS6418866U (enrdf_load_stackoverflow) | ||
KR910021039A (ko) | 비트 동기를 위한 아날로그 및 디지틀 위상 검출기 | |
US4689575A (en) | Clock synchronization circuit for a computer timer | |
JP3121448B2 (ja) | クロック発生回路 | |
JP3452638B2 (ja) | エンコーダの内挿装置 | |
JP2556918Y2 (ja) | Ic試験装置の波形制御回路 | |
JP2545817B2 (ja) | デジタルパルス変調回路 | |
JP2789811B2 (ja) | 非同期クロックの選択回路 | |
JPS6127226Y2 (enrdf_load_stackoverflow) | ||
JP2693798B2 (ja) | 制御信号発生回路 | |
JP2590935B2 (ja) | デジタル伝送データ再生回路 | |
SU1394418A1 (ru) | Формирователь импульсов | |
JPH0166018U (enrdf_load_stackoverflow) | ||
JPH01174977A (ja) | 動作検出装置 | |
JPH01259792A (ja) | エラー検出回路 | |
JPS62231513A (ja) | サンプリング点の補正回路 | |
JPH01151500U (enrdf_load_stackoverflow) | ||
JPS62146915U (enrdf_load_stackoverflow) | ||
JPH01149134U (enrdf_load_stackoverflow) | ||
JPH0450928U (enrdf_load_stackoverflow) | ||
JPH0432636B2 (enrdf_load_stackoverflow) | ||
JPS6412496U (enrdf_load_stackoverflow) | ||
JPH05136694A (ja) | アナログ・デイジタル変換信号処理装置 |