JPS6417509A - Delay circuit - Google Patents
Delay circuitInfo
- Publication number
- JPS6417509A JPS6417509A JP62173072A JP17307287A JPS6417509A JP S6417509 A JPS6417509 A JP S6417509A JP 62173072 A JP62173072 A JP 62173072A JP 17307287 A JP17307287 A JP 17307287A JP S6417509 A JPS6417509 A JP S6417509A
- Authority
- JP
- Japan
- Prior art keywords
- logical value
- terminal
- turned
- changed
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Pulse Circuits (AREA)
Abstract
PURPOSE:To reduce the number of delay elements and to reduce also the area of a chip by connecting two MOS transistors(TRs) to the output of an inverter circuit to constitute a delay circuit. CONSTITUTION:When a signal impressed to an input terminal is changed from logical value '0' to '1', a P-MOS-TR 3 is turned off, an N-MOS-TR 5 is turned on and a logical value '0' is outputted from a terminal 4. When the signal impressed to the terminal 1 is changed from the logical value '1' to '0', the TR 3 is turned on and the TR 5 is turned off. At that time, the output of the inverter circuit 2 is changed from the logical value '0' to '1' and the output of the terminal 4 is also changed from the logical value '0' to '1', but the output change of the terminal 4 is delayed only by the sum of the delay time of the circuit 2 and the delay time of the TR 3. Namely, only the signal changing from the logical value '0' to '1' out of signals outputted from the terminal 4 is delayed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62173072A JPS6417509A (en) | 1987-07-13 | 1987-07-13 | Delay circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62173072A JPS6417509A (en) | 1987-07-13 | 1987-07-13 | Delay circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6417509A true JPS6417509A (en) | 1989-01-20 |
Family
ID=15953685
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62173072A Pending JPS6417509A (en) | 1987-07-13 | 1987-07-13 | Delay circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6417509A (en) |
-
1987
- 1987-07-13 JP JP62173072A patent/JPS6417509A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW278152B (en) | A design method of clock generating circuit and pll circuit and semi-conductor device combined with clock generating circuit | |
EP0369716A3 (en) | Amplifying circuit | |
EP0336444A3 (en) | Semiconductor integrated circuit device having improved input/output interface circuit | |
EP0270296A3 (en) | Semiconductor logic circuit | |
EP0895356A3 (en) | Signal change detection circuit | |
EP0200501A3 (en) | Transition detector circuits | |
EP0111262A3 (en) | Output multiplexer having one gate delay | |
TW257906B (en) | ECL differential multiplexing circuit | |
EP0312731A3 (en) | Signal selection circuit | |
ES8609848A1 (en) | A phase changing circuit. | |
JPS6417509A (en) | Delay circuit | |
CA2062414A1 (en) | A circuit for interconnecting integrated semiconductor circuits | |
EP0313746A3 (en) | Ecl input circuit for cmos devices | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS57157639A (en) | Semiconductor circuit | |
JPS5492358A (en) | Electronic watch | |
JPS5449039A (en) | Logic circuit | |
JPS57129531A (en) | Output buffer circuit | |
JPS57192119A (en) | Complementary mos type sequence circuit | |
JPS57211828A (en) | Selecting circuit | |
JPS5599610A (en) | Digital proportional receiver | |
JPS5654142A (en) | Timing generating circuit | |
JPS6453624A (en) | Clock interruption detecting circuit | |
JPS5784643A (en) | Signal separation circuit | |
JPS6448518A (en) | Biphase clock generating circuit |