JPS5599610A - Digital proportional receiver - Google Patents
Digital proportional receiverInfo
- Publication number
- JPS5599610A JPS5599610A JP664079A JP664079A JPS5599610A JP S5599610 A JPS5599610 A JP S5599610A JP 664079 A JP664079 A JP 664079A JP 664079 A JP664079 A JP 664079A JP S5599610 A JPS5599610 A JP S5599610A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- circuits
- trt
- signal
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015572 biosynthetic process Effects 0.000 abstract 1
Landscapes
- Control Of Position, Course, Altitude, Or Attitude Of Moving Bodies (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
PURPOSE: To obtain a receiver which posseses the circuit suited to formation of the 1-chip IC by forming the ligic circuit part of the decoder circuit with the injection- type logic circuit I2L.
CONSTITUTION: The decoder circuit consists of D-type FF circuits 5 and 6 plus driving circuit 7 of the FF circuit, and elements Q1WQ28 forming the logic circuits of circuits 5W7 are composed of I2L. With application of the pulse signal to input terminal 8 of circuit 7, the signal is amplified through transistor TrT1. And the clock signal is sent to I2LQ13 and Q21 of circuits 5 and 6 via I2LQ12 to drive the FF circuit, and the pulse signals of channels 1 and 2 are delivered from I2LQ20 and Q28 to terminals 9 and 10 via TrT4 and T5. At the same time, TrT3 is turned on during continuation of the input pulse via circuit 7 and through integrated circuits R4 and C1, and the inverted signal is applied to I2LQ20 and Q28 of circuits 5 and 6 from I2LQ11. Accordingly, the O level is applied to I2LQ20 and Q28 from I2LQ11 when the input signal does not exist and the FF circuit becomes unsteady. Thus TrT4 and T5 are turned on to change output ends 9 and 10 to 0.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP664079A JPS5599610A (en) | 1979-01-23 | 1979-01-23 | Digital proportional receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP664079A JPS5599610A (en) | 1979-01-23 | 1979-01-23 | Digital proportional receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5599610A true JPS5599610A (en) | 1980-07-29 |
Family
ID=11643958
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP664079A Pending JPS5599610A (en) | 1979-01-23 | 1979-01-23 | Digital proportional receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5599610A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5950141U (en) * | 1982-09-25 | 1984-04-03 | 東光株式会社 | FM receiver |
JPS6247710A (en) * | 1985-08-26 | 1987-03-02 | Namuko:Kk | Remote control equipment |
-
1979
- 1979-01-23 JP JP664079A patent/JPS5599610A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5950141U (en) * | 1982-09-25 | 1984-04-03 | 東光株式会社 | FM receiver |
JPS6334360Y2 (en) * | 1982-09-25 | 1988-09-12 | ||
JPS6247710A (en) * | 1985-08-26 | 1987-03-02 | Namuko:Kk | Remote control equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57171868A (en) | Waveform shaping circuit | |
JPS5490941A (en) | Driving circuit of tristate type | |
JPS57106227A (en) | Buffer circuit | |
JPS5520008A (en) | Digital signal receiving device | |
JPS5599610A (en) | Digital proportional receiver | |
JPS57188138A (en) | Logical gate circuit | |
JPS54104272A (en) | Complementary mos logic circuit | |
JPS5323291A (en) | Voltage converter circuit | |
JPS56117388A (en) | Address buffer circuit | |
JPS57152731A (en) | Interface circuit for i2l logic circuit | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS57109469A (en) | Video gain controlling circuit | |
JPS6478029A (en) | Semiconductor integrated circuit | |
JPS6432719A (en) | Output device for semiconductor integrated circuit | |
JPS5612564A (en) | Integrated circuit | |
JPS5459068A (en) | Logic circuit | |
JPS54105583A (en) | Peak detection circuit | |
JPS5784643A (en) | Signal separation circuit | |
JPS57192119A (en) | Complementary mos type sequence circuit | |
JPS5797219A (en) | Chattering preventing circuit | |
JPS5275236A (en) | Signal processing circuit | |
JPS5480063A (en) | Low-frequency switch circuit | |
JPS57129020A (en) | Signal processing circuit | |
JPS57197927A (en) | Semiconductor integrated circuit device | |
JPS55127727A (en) | Frequency comparator |