JPS57192119A - Complementary mos type sequence circuit - Google Patents
Complementary mos type sequence circuitInfo
- Publication number
- JPS57192119A JPS57192119A JP56077306A JP7730681A JPS57192119A JP S57192119 A JPS57192119 A JP S57192119A JP 56077306 A JP56077306 A JP 56077306A JP 7730681 A JP7730681 A JP 7730681A JP S57192119 A JPS57192119 A JP S57192119A
- Authority
- JP
- Japan
- Prior art keywords
- level
- signal
- signal inversion
- inverted
- inversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
Abstract
PURPOSE:To reduce the number of elements and a chip size at integration by constituting a circuit with four complementary MOS transistors. CONSTITUTION:Assuming that a set signal inversion S' and a reset signal inversion R' are both at level 1, no charge is stored in a capacitor C1, and a charge is stored in a capacitor C2. In this state, since a P channel MOS transistor TR55 turns on and an N channel MOS TR56 turns off, a signal inversion Q' is at 1, and since a P channel MOSTR57 turns off and an N channel MOSTR58 turns on, a Q signal is 0. Next, when the signal inversion S' drops to 0, although the Q signal inverts to 1 level, the signal inversion Q remains at 0 level. Next, even if a signal inversion R' remains at 1 level and the signal inversion S' rises at 1 level, the state is unchanged. When the signal inversion R' is inverted to 0 level, the Q signal is inverted to 0 level. When the Q signal is inverted to 0 level, the signal inversion Q' is inverted to 1 level. Even if the signal inversion Q' is inverted, the Q signal remains to 0 level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56077306A JPS57192119A (en) | 1981-05-21 | 1981-05-21 | Complementary mos type sequence circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56077306A JPS57192119A (en) | 1981-05-21 | 1981-05-21 | Complementary mos type sequence circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57192119A true JPS57192119A (en) | 1982-11-26 |
Family
ID=13630221
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56077306A Pending JPS57192119A (en) | 1981-05-21 | 1981-05-21 | Complementary mos type sequence circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57192119A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0703670A3 (en) * | 1994-09-26 | 1996-09-11 | Nec Corp | Output buffer circuit |
JP2012257188A (en) * | 2010-08-25 | 2012-12-27 | Semiconductor Energy Lab Co Ltd | Latch circuit and semiconductor device |
-
1981
- 1981-05-21 JP JP56077306A patent/JPS57192119A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0703670A3 (en) * | 1994-09-26 | 1996-09-11 | Nec Corp | Output buffer circuit |
US5646571A (en) * | 1994-09-26 | 1997-07-08 | Nec Corporation | Output buffer circuits |
JP2012257188A (en) * | 2010-08-25 | 2012-12-27 | Semiconductor Energy Lab Co Ltd | Latch circuit and semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS53105949A (en) | Mos transistor output circuit | |
JPS57130461A (en) | Semiconductor memory storage | |
GB2069273B (en) | Mos transistor circuit with power-down function | |
JPS5333076A (en) | Production of mos type integrated circuit | |
JPS5625290A (en) | Semiconductor circuit | |
JPS52142442A (en) | Memory circuit | |
JPS5361958A (en) | Mos input buffer circuit having hysteresis characteristics | |
JPS57192119A (en) | Complementary mos type sequence circuit | |
JPS5548957A (en) | Semiconductor logic element | |
JPS5759377A (en) | Line sensor | |
JPS5328383A (en) | Charge t ransfer device | |
JPS51147280A (en) | Semiconductor device | |
JPS5725726A (en) | Synchronous decoder | |
JPS5381060A (en) | Signal converter circuit | |
JPS5396781A (en) | Integrated circuit device | |
JPS5387185A (en) | Half-fixed electronic variable resistor | |
JPS523353A (en) | Integrated logic circuit | |
JPS533076A (en) | Charge transfer device | |
JPS52112754A (en) | Mos transistor constant-voltage circuit | |
JPS542682A (en) | Manufacture of mos-type integrated circuit | |
JPS52141670A (en) | Electronic watch | |
JPS51114883A (en) | Mos variable capacitance element incorporated in ic | |
JPS528741A (en) | Electronic circui | |
JPS5313852A (en) | Level conversion circuit | |
JPS531412A (en) | Mixer circuit |