JPS6417120A - Crt controller - Google Patents
Crt controllerInfo
- Publication number
- JPS6417120A JPS6417120A JP17438687A JP17438687A JPS6417120A JP S6417120 A JPS6417120 A JP S6417120A JP 17438687 A JP17438687 A JP 17438687A JP 17438687 A JP17438687 A JP 17438687A JP S6417120 A JPS6417120 A JP S6417120A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- mpu
- carried out
- given
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Digital Computer Display Output (AREA)
Abstract
PURPOSE:To omit a pulse circuit for refresh by refreshing a memory with a access given from a processor in case a pseudo static RAM to a frame memory. CONSTITUTION:For a frame memory 1, the read signals for a CRT monitor are delivered periodically in each cycle T via a character generator 5. Meanwhile a writing action is carried out for replacement of the data given from a processor (MPU) and these replaced data are stored in the memory 1. In this case, the reading actions of a CRT are carried out each time against the cycle T and the read data are sent to the CRT monitor. While the writing actions are carried out via the MPU as necessary for replacement of data. Thus the memory 1 is refreshed by the signal received from a sequence circuit 2 and by means of the non-writing timing given from the MPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17438687A JPS6417120A (en) | 1987-07-13 | 1987-07-13 | Crt controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17438687A JPS6417120A (en) | 1987-07-13 | 1987-07-13 | Crt controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6417120A true JPS6417120A (en) | 1989-01-20 |
Family
ID=15977703
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17438687A Pending JPS6417120A (en) | 1987-07-13 | 1987-07-13 | Crt controller |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6417120A (en) |
-
1987
- 1987-07-13 JP JP17438687A patent/JPS6417120A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2084361B (en) | Random access memory arrangements | |
| JPS59224986A (en) | Dynamic random access memory device | |
| GB2022969A (en) | Video display control apparatus | |
| JPS6437125A (en) | Cross coding method and device therefor | |
| JPS641027A (en) | Video equipment for giving video data to display device | |
| TW330273B (en) | The image-processing device and method for mapping image memory | |
| JPS55127656A (en) | Picture memory unit | |
| EP0004797A3 (en) | Video display control apparatus | |
| JPS6417120A (en) | Crt controller | |
| JPS55135392A (en) | Memory circuit | |
| GB1514070A (en) | Time control signal generator | |
| JPS54144827A (en) | Address signal supply system for memory circuit | |
| JPS54130841A (en) | Address generator | |
| JPS5429532A (en) | Dynamic mosic memory | |
| JPS57130287A (en) | Memory circuit | |
| JPS5671883A (en) | Control system for memory | |
| JPS5447444A (en) | Memory unit | |
| JPS5661086A (en) | Refresh system for dynamic memory | |
| JPS5457839A (en) | Display memory control system | |
| JPS5387636A (en) | Memory write unit | |
| JPS5447445A (en) | Memory unit | |
| JPS54139431A (en) | Crt display unit | |
| JPS54139433A (en) | Decision system for end of writing | |
| JPS54144826A (en) | Display unit | |
| JPS55125596A (en) | Refresh system |