JPS5661086A - Refresh system for dynamic memory - Google Patents
Refresh system for dynamic memoryInfo
- Publication number
- JPS5661086A JPS5661086A JP13664179A JP13664179A JPS5661086A JP S5661086 A JPS5661086 A JP S5661086A JP 13664179 A JP13664179 A JP 13664179A JP 13664179 A JP13664179 A JP 13664179A JP S5661086 A JPS5661086 A JP S5661086A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- refresh
- rams
- ram
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
Abstract
PURPOSE:To make unnecessary the refresh circuit, by controlling to make the memory access used in common with the refresh of dynamic memory array. CONSTITUTION:A memory 21 consists of, for example, an ROM 210 in 16K-bit and D-RAMs 211-213 in 16K-bit, and a part of area of D-RAM 211 is used for the memory area V-RAM for picture informtion. A CRT display control circuit 36 stores picture information to the memory to perform the refresh for memory 60 times per second. Further, by using the memory access operation to V-RAMs periodically, the entire D-RAM 211 can be refreshed. Further, the row address bits and the column address bits of the address are replaced, and the lower rank addresses are taken as column addresses and the row addresses are circluated in a given time, allowing to refresh RAMs 212, 213.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13664179A JPS5661086A (en) | 1979-10-23 | 1979-10-23 | Refresh system for dynamic memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13664179A JPS5661086A (en) | 1979-10-23 | 1979-10-23 | Refresh system for dynamic memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5661086A true JPS5661086A (en) | 1981-05-26 |
Family
ID=15180052
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13664179A Pending JPS5661086A (en) | 1979-10-23 | 1979-10-23 | Refresh system for dynamic memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5661086A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59187199U (en) * | 1983-05-31 | 1984-12-12 | ソニー株式会社 | Parts assembly equipment |
JPS6194297A (en) * | 1984-10-16 | 1986-05-13 | Matsushita Electric Ind Co Ltd | Refresh device of dynamic memory |
JPH01179515A (en) * | 1988-01-11 | 1989-07-17 | Sanyo Electric Co Ltd | Digital signal processor and signal processing method |
US5031147A (en) * | 1988-07-26 | 1991-07-09 | Kabushiki Kaisha Toshiba | Semiconductor memory |
-
1979
- 1979-10-23 JP JP13664179A patent/JPS5661086A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59187199U (en) * | 1983-05-31 | 1984-12-12 | ソニー株式会社 | Parts assembly equipment |
JPS6194297A (en) * | 1984-10-16 | 1986-05-13 | Matsushita Electric Ind Co Ltd | Refresh device of dynamic memory |
JPH01179515A (en) * | 1988-01-11 | 1989-07-17 | Sanyo Electric Co Ltd | Digital signal processor and signal processing method |
US5031147A (en) * | 1988-07-26 | 1991-07-09 | Kabushiki Kaisha Toshiba | Semiconductor memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6473470A (en) | Image processing system and processing of pixel data thereof | |
DE3377682D1 (en) | Graphics display refresh memory architecture offering rapid access speed | |
ATE67622T1 (en) | ADDRESSING OF LIQUID CRYSTAL DISPLAYS. | |
AU531745B2 (en) | Row address linking of display memory to v.d.t. | |
DE3475975D1 (en) | Display screen with active matrix without intersection of the row and column address lines | |
JPS5661086A (en) | Refresh system for dynamic memory | |
JPS5954095A (en) | Video ram refresh system | |
GB1431834A (en) | Data handling system | |
JPS5661087A (en) | Control system for dynamic memory | |
JPS54144827A (en) | Address signal supply system for memory circuit | |
JPS5674888A (en) | Random access memory | |
JPS5429532A (en) | Dynamic mosic memory | |
JPS55125596A (en) | Refresh system | |
SG109991G (en) | Raster scan display system with random access memory character generator | |
JPS5457839A (en) | Display memory control system | |
JPS559276A (en) | Display unit | |
JPS6457292A (en) | Information processor | |
JPS6461846A (en) | Priority control system | |
WO1986005917A3 (en) | Memory system having refresh control means | |
JPS6457330A (en) | Multiwindow display system | |
JPS5454532A (en) | Cathode ray tube character display system | |
JPS57203288A (en) | Memory circuit | |
JPS643900A (en) | Writing method in nonvolatile memory | |
JPS6417120A (en) | Crt controller | |
JPS56130892A (en) | Write-in circuit for nonvolatile memory |