JPS6457292A - Information processor - Google Patents
Information processorInfo
- Publication number
- JPS6457292A JPS6457292A JP62212989A JP21298987A JPS6457292A JP S6457292 A JPS6457292 A JP S6457292A JP 62212989 A JP62212989 A JP 62212989A JP 21298987 A JP21298987 A JP 21298987A JP S6457292 A JPS6457292 A JP S6457292A
- Authority
- JP
- Japan
- Prior art keywords
- address
- data transfer
- display
- transfer means
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
PURPOSE: To decrease a data transfer process quantity by dividing a graphic memory into plural areas, translating an address from a data transfer means into a lateral or longitudinal address according to each divided area, and accessing the graphic memory. CONSTITUTION: A 1st address translator 2 changes the direction of a change in the address of the graphic memory corresponding to each divided area between lateral addresses and longitudinal addresses according to the divided areas. Therefore, a display data storing process from the data transfer means for each divided area and other data storing process can be speeded up. A 2nd address translator 18 divides an area used for display into plural parts and translates addresses from a display address generation part so as to constitute a round-up screen by addressing one of the divided areas in a loop. Consequently, screen scrolling is performed only by the plotting process of a new area and the load of a data updating process by the data transfer means is reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62212989A JP2954589B2 (en) | 1987-08-28 | 1987-08-28 | Information processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62212989A JP2954589B2 (en) | 1987-08-28 | 1987-08-28 | Information processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6457292A true JPS6457292A (en) | 1989-03-03 |
JP2954589B2 JP2954589B2 (en) | 1999-09-27 |
Family
ID=16631621
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62212989A Expired - Fee Related JP2954589B2 (en) | 1987-08-28 | 1987-08-28 | Information processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2954589B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004318125A (en) * | 2003-03-31 | 2004-11-11 | Seiko Epson Corp | Image display device |
JP2004318124A (en) * | 2003-03-31 | 2004-11-11 | Seiko Epson Corp | Image display device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5741753A (en) * | 1980-08-26 | 1982-03-09 | Mitsubishi Electric Corp | Arithmetic device |
JPS5952286A (en) * | 1982-09-20 | 1984-03-26 | 株式会社東芝 | Video ram writing control system |
JPS6022184A (en) * | 1983-07-19 | 1985-02-04 | 沖電気工業株式会社 | Display control system |
JPS61246790A (en) * | 1985-04-25 | 1986-11-04 | 三菱電機株式会社 | Address control system for frame memory |
-
1987
- 1987-08-28 JP JP62212989A patent/JP2954589B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5741753A (en) * | 1980-08-26 | 1982-03-09 | Mitsubishi Electric Corp | Arithmetic device |
JPS5952286A (en) * | 1982-09-20 | 1984-03-26 | 株式会社東芝 | Video ram writing control system |
JPS6022184A (en) * | 1983-07-19 | 1985-02-04 | 沖電気工業株式会社 | Display control system |
JPS61246790A (en) * | 1985-04-25 | 1986-11-04 | 三菱電機株式会社 | Address control system for frame memory |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004318125A (en) * | 2003-03-31 | 2004-11-11 | Seiko Epson Corp | Image display device |
JP2004318124A (en) * | 2003-03-31 | 2004-11-11 | Seiko Epson Corp | Image display device |
Also Published As
Publication number | Publication date |
---|---|
JP2954589B2 (en) | 1999-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0393722A3 (en) | Memory access control circuit for graphic controller | |
KR890003688B1 (en) | Buffer-storage control system | |
IE842671L (en) | Split screen smooth scrolling arrangement | |
EP0132129A3 (en) | Address translation buffer | |
EP0480571B1 (en) | Linearization of physically non-contiguous memory fragments | |
JPS6457292A (en) | Information processor | |
EP0274439B1 (en) | Display system for plural display areas on one screen | |
JPS5661087A (en) | Control system for dynamic memory | |
JPS5556240A (en) | Crt display unit | |
JPS6073674A (en) | Data display | |
JPS5533203A (en) | Graphic generator of raster-scanning type display unit | |
CA2056727A1 (en) | Inking buffer for flat-panel display controllers | |
JPS60217387A (en) | Crt display unit | |
JPS5576437A (en) | Graphic display unit | |
JPH0238315Y2 (en) | ||
JPS61219082A (en) | Display controller | |
JPS5661086A (en) | Refresh system for dynamic memory | |
JPS6210436B2 (en) | ||
JPS57204975A (en) | Automatic selecting system for word display for reference | |
JPS61147352A (en) | Computer device | |
JPH0227677B2 (en) | ||
JPS62145280A (en) | Display modification control system for bit map display | |
JPS54137931A (en) | Picture display unit | |
JPS63198137A (en) | Control storage circuit | |
JPS5671109A (en) | Input control method of sequence controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |