JPS6399363U - - Google Patents

Info

Publication number
JPS6399363U
JPS6399363U JP19506886U JP19506886U JPS6399363U JP S6399363 U JPS6399363 U JP S6399363U JP 19506886 U JP19506886 U JP 19506886U JP 19506886 U JP19506886 U JP 19506886U JP S6399363 U JPS6399363 U JP S6399363U
Authority
JP
Japan
Prior art keywords
signal
output
inverted
measuring circuit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19506886U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP19506886U priority Critical patent/JPS6399363U/ja
Publication of JPS6399363U publication Critical patent/JPS6399363U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示す構成図、第2
図は本回路の接続例を示す図、第3図、第4図は
本実施例の動作を示すタイミングチヤート、第5
図はVFOICのリードマージンを説明する図、
第6図は従来のこの種の測定回路の一例を示す図
である。 F/F:フリツプフロツプ、OS1〜4:ワン
シヨツト、AND:アンド回路、OR:オア回路
、SW1:スイツチ、VR1〜3:可変抵抗器、
FDD:フロツピデイスク装置。
Fig. 1 is a configuration diagram showing one embodiment of the present invention;
The figure shows a connection example of this circuit, Figures 3 and 4 are timing charts showing the operation of this embodiment, and Figure 5 shows a timing chart showing the operation of this embodiment.
The figure is a diagram explaining the lead margin of VFOIC,
FIG. 6 is a diagram showing an example of a conventional measuring circuit of this type. F/F: flip-flop, OS1-4: one shot, AND: AND circuit, OR: OR circuit, SW1: switch, VR1-3: variable resistor,
FDD: Floppy disk device.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] フロツピデイスク装置から出力されるデータの
リードマージン測定回路において、前記データの
ビツト毎に反転する第一の信号の立上り毎にリト
リガーされ、その出力幅が可変である第二の信号
の反転出力によりリトリガーされる出力幅が一定
の第三の信号と、前記入力データと前記第一の信
号の反転信号とのアンド出力とをオアする如く構
成したことを特徴とするマージン測定回路。
In a read margin measuring circuit for data output from a floppy disk device, retriggering is performed at each rising edge of a first signal that is inverted for each bit of the data, and retriggering is performed by an inverted output of a second signal whose output width is variable. 1. A margin measuring circuit characterized in that the margin measuring circuit is configured to OR a third signal having a constant output width and an AND output of the input data and an inverted signal of the first signal.
JP19506886U 1986-12-18 1986-12-18 Pending JPS6399363U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19506886U JPS6399363U (en) 1986-12-18 1986-12-18

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19506886U JPS6399363U (en) 1986-12-18 1986-12-18

Publications (1)

Publication Number Publication Date
JPS6399363U true JPS6399363U (en) 1988-06-28

Family

ID=31152619

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19506886U Pending JPS6399363U (en) 1986-12-18 1986-12-18

Country Status (1)

Country Link
JP (1) JPS6399363U (en)

Similar Documents

Publication Publication Date Title
JPS6399363U (en)
JPS6223349U (en)
JPS61101846U (en)
JPS60132018U (en) voltage variable circuit
JPS60644U (en) data input circuit
JPS59152814U (en) audio output circuit
JPS61334U (en) Tri-state gate element chip
JPS5927632U (en) A/D converter
JPS58101232U (en) microcomputer
JPH0216617U (en)
JPS60174491U (en) Inverter device
JPS60164258U (en) data transfer control device
JPS5843654U (en) Reference signal generation circuit
JPS60158310U (en) Temperature compensated crystal oscillator circuit
JPH0246204U (en)
JPS58107633U (en) Output circuit
JPS6034653U (en) Central processing unit input/output port circuit
JPS59118036U (en) data input circuit
JPS5813718U (en) variable gain amplifier circuit
JPS60155221U (en) electronic volume
JPH0268315U (en)
JPS58522U (en) Pulse width shaping circuit
JPS5862256U (en) Humidity sensor circuit
JPS60192695U (en) Digital servo motor control device
JPS6053087U (en) alarm clock