JPS639784B2 - - Google Patents

Info

Publication number
JPS639784B2
JPS639784B2 JP56117023A JP11702381A JPS639784B2 JP S639784 B2 JPS639784 B2 JP S639784B2 JP 56117023 A JP56117023 A JP 56117023A JP 11702381 A JP11702381 A JP 11702381A JP S639784 B2 JPS639784 B2 JP S639784B2
Authority
JP
Japan
Prior art keywords
timing
circuit
signal
component
burst
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56117023A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5819055A (ja
Inventor
Kotaro Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56117023A priority Critical patent/JPS5819055A/ja
Publication of JPS5819055A publication Critical patent/JPS5819055A/ja
Publication of JPS639784B2 publication Critical patent/JPS639784B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56117023A 1981-07-28 1981-07-28 クロツク再生回路 Granted JPS5819055A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56117023A JPS5819055A (ja) 1981-07-28 1981-07-28 クロツク再生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56117023A JPS5819055A (ja) 1981-07-28 1981-07-28 クロツク再生回路

Publications (2)

Publication Number Publication Date
JPS5819055A JPS5819055A (ja) 1983-02-03
JPS639784B2 true JPS639784B2 (enrdf_load_stackoverflow) 1988-03-02

Family

ID=14701526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56117023A Granted JPS5819055A (ja) 1981-07-28 1981-07-28 クロツク再生回路

Country Status (1)

Country Link
JP (1) JPS5819055A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0728279B2 (ja) * 1987-09-03 1995-03-29 日本電気株式会社 ディジタル位相制御回路
JP3335512B2 (ja) * 1995-11-24 2002-10-21 沖電気工業株式会社 Ｐｌｌ回路及びビット位相同期回路

Also Published As

Publication number Publication date
JPS5819055A (ja) 1983-02-03

Similar Documents

Publication Publication Date Title
US6008746A (en) Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like
US3783383A (en) Low disparity bipolar pcm system
GB1399513A (en) Method and circuit for timing singal derivation from received data
JPH02294123A (ja) エラスティックバッファ回路
US3962535A (en) Conditional replenishment video encoder with sample grouping and more efficient line synchronization
EP0004887A1 (en) Method and device for synchronizing digital transmissions via satellite
US4361896A (en) Binary detecting and threshold circuit
US4592076A (en) Synchronizing signal recovery circuit for radiotelephones
US5446766A (en) Digital communication systems
JPS639784B2 (enrdf_load_stackoverflow)
JPS639785B2 (enrdf_load_stackoverflow)
US4196416A (en) Synchronization apparatus with variable window width and spacing at the receiver
US3867574A (en) Three phase jump encoder and decoder
US4021609A (en) System for regenerating a data from a burst signal which is received and processing said data with a local clock and the circuit for carrying out the same
US5825834A (en) Fast response system implementing a sampling clock for extracting stable clock information from a serial data stream with defined jitter characeristics and method therefor
US5265105A (en) Decoding circuit for inhibiting error propagation
US5148450A (en) Digital phase-locked loop
EP0035564B1 (en) Binary coincidence detector
JP2748875B2 (ja) クロック抽出回路
JP2705445B2 (ja) 移動通信用フレーム同期方式
JPH0157539B2 (enrdf_load_stackoverflow)
US6307904B1 (en) Clock recovery circuit
JP3033543B2 (ja) フレーム同期回路
GB2240241A (en) Data transmission systems
JPS63203030A (ja) ピツト同期検出回路