JPS6395651A - Manufacture of ceramic ic package substrate - Google Patents

Manufacture of ceramic ic package substrate

Info

Publication number
JPS6395651A
JPS6395651A JP24227386A JP24227386A JPS6395651A JP S6395651 A JPS6395651 A JP S6395651A JP 24227386 A JP24227386 A JP 24227386A JP 24227386 A JP24227386 A JP 24227386A JP S6395651 A JPS6395651 A JP S6395651A
Authority
JP
Japan
Prior art keywords
grooves
sealing
glass
groove
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24227386A
Other languages
Japanese (ja)
Inventor
Yuugo Takahashi
高橋 宥伍
Takeshi Ikeyama
池山 毅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niterra Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP24227386A priority Critical patent/JPS6395651A/en
Publication of JPS6395651A publication Critical patent/JPS6395651A/en
Pending legal-status Critical Current

Links

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

PURPOSE:To facilitate the alignment of printing, and to divide the title substrate precisely while improving the reliability of sealing by using laser beams machining as a groove forming means and baking a glass for sealing to a groove forming side surface. CONSTITUTION:Since grooves 8 formed through laser beams machining consist of the aggregate of a large number of holes intermittently arranged at every regular interval and the grooves 8 have rough inner wall surfaces, the grooves 8 are not completely filled when glass 4 for sealing is baked onto the grooves, and space 9 is left on the bottoms of the grooves. Laser beams machining generates microcracks (not shown) among each hole in the grooves 8. The presence of these space 9 and microcracks permit the title substrate to be divided with excellent dimensional accuracy. Since glass 4 for sealing is baked on the groove 8 forming surface side, the position of printing can easily be determined, using the grooves 8 as references.

Description

【発明の詳細な説明】 「産業上の利用分野」 本発明は、集積回路装置(以下「ICJと略記する)を
収容するセラミック基板の製造法に好適に利用されうる
DETAILED DESCRIPTION OF THE INVENTION "Field of Industrial Application" The present invention can be suitably used in a method of manufacturing a ceramic substrate housing an integrated circuit device (hereinafter abbreviated as "ICJ").

「従来の技術」 一般にセラミックICパッケージは、第2図に示すよう
に、ICチップ1を搭載するセラミック製ベース基板2
と、ベース基板2の端面にろう付は等により接合される
外部リード8と、ベース基板2の枠部2aの主面に低融
点のガラス4で封着されるセラミック製キャップ基板5
とで主に構成されている。而して製造段階ではベース基
板2及びキャップ基板5を初めから1個毎に成形、焼成
等する必要はなく、また効率も悪いことから、例えばキ
ャップ基板5について述べれば、第3図囚に示すように
所望個数のキャップ基板5,5・・・5の略総和に相当
する大きさの大型基板6を成形し焼成後、溝7を形成し
、裏面の溝7に対応する部分に第3図Φ)に示すように
封着用の低融点ガラス4を厚膜印刷し焼き付け、$7に
沿って所定の大きさの個別基板に割って複数個同時に製
造するのが常である。ここで、封着用ガラス4の焼き付
は面を大聖基板6の#$7形成面の裏面としたのは、従
来の溝T形成手段が超硬工具等を用いる溝切シ加工によ
るものであるため、溝7の一端7aから他端7bまで同
じ深さでつながっておシ、しかも#47の内壁面が平滑
でるることから、封着用ガラス4を溝7形成面側に焼き
付けるものとすれば、溝7が低融点ガラス4で埋まって
しまい個別i板に分割するときのブレーク性が悪くて寸
法精度がでに<<、例えば厚さ0.6園の基板の場合で
水平方向に0.151+!II以上ずれるという問題が
生じるからである。
"Prior Art" In general, a ceramic IC package has a ceramic base substrate 2 on which an IC chip 1 is mounted, as shown in FIG.
, an external lead 8 which is joined to the end surface of the base substrate 2 by brazing or the like, and a ceramic cap substrate 5 which is sealed to the main surface of the frame portion 2a of the base substrate 2 with a glass 4 having a low melting point.
It is mainly composed of. Therefore, in the manufacturing stage, it is not necessary to mold and bake the base substrate 2 and the cap substrate 5 one by one from the beginning, and the efficiency is also low. After molding and firing a large substrate 6 having a size approximately equivalent to the total of the desired number of cap substrates 5, 5, . As shown in Φ), it is customary to print a thick film of low melting point glass 4 for sealing, bake it, and divide it into individual substrates of a predetermined size along the lines 7 to simultaneously manufacture a plurality of individual substrates. Here, the reason why the sealing glass 4 is baked on the back side of the #$7 forming surface of the Daisei substrate 6 is that the conventional groove T forming means is a groove cutting process using a carbide tool or the like. Therefore, since the groove 7 is connected at the same depth from one end 7a to the other end 7b, and the inner wall surface of #47 is smooth, if the sealing glass 4 is baked on the side where the groove 7 is formed. , the groove 7 is filled with the low melting point glass 4 and the breakability is poor when dividing into individual i-plates, resulting in poor dimensional accuracy. 151+! This is because a problem arises in which the deviation is more than II.

「発明が解決しようとする問題点」 しかし、既述の如く溝7形成面の裏面に焼き付けるもの
とすれば、分割寸法精度は劣化しな。
"Problems to be Solved by the Invention" However, if it is printed on the back side of the surface where the grooves 7 are formed as described above, the accuracy of the divided dimensions will not deteriorate.

いが、封着用ガラス4の印刷位置を所定位置に合わせる
のが困難となり、封着用ガラス4の印刷の段取シに長時
間を要するという問題を有する。
However, there is a problem in that it is difficult to align the printing position of the sealing glass 4 to a predetermined position, and it takes a long time to set up printing on the sealing glass 4.

本発明は、叙上の問題点を解決し、ガラスの印刷位置合
わせが容易で、かつ精度良く分割できる方法を提供する
ことを目的とする。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method that solves the above-mentioned problems and allows easy alignment of printing on glass and division with high accuracy.

「問題点を解決するための手段」 その手段は、溝形成手段をレーザー加工とし封着用ガラ
スを溝形成面側に焼き付けるところにある。
``Means for Solving the Problems'' The means is to use laser processing for the groove forming means and to bake the sealing glass onto the groove forming surface.

「作用」 第1図囚に示すように、レーザー加工によって形成され
た溝8は一定間隔毎に断続的に並べられた多数個の穴の
集合体よりなるものとなりしかも溝8の内壁面が粗いか
ら、その上に封着用ガラス4を焼き付けた場合に、第1
図の)に示すように溝8が完全に埋まることはなく、底
に空間9を残す。また、レーザー加工は、溝8の各大間
にマイクロクラック(図示省略)を発生させる。而して
これら空間9及びマイクロクラックの存在が、寸法精度
良く分割することを可能ならしめる。そのほか、溝8形
成面側に封着用ガラス4を焼き付けるので、溝8を基準
として印刷位置を容易に決めることができる。
"Operation" As shown in Figure 1, the groove 8 formed by laser processing consists of a collection of many holes arranged intermittently at regular intervals, and the inner wall surface of the groove 8 is rough. , when the sealing glass 4 is baked on it, the first
As shown in ) of the figure, the groove 8 is not completely filled, leaving a space 9 at the bottom. Further, the laser processing generates microcracks (not shown) between the grooves 8. The presence of these spaces 9 and microcracks makes it possible to divide with high dimensional accuracy. In addition, since the sealing glass 4 is baked on the side where the grooves 8 are formed, the printing position can be easily determined with the grooves 8 as a reference.

「実施例」 アルミナ含有率91重t1%、厚さ0.60mの焼結し
た大型基板6に、日本電気■製CL−411型レーザー
スクフイパを用いて、周波数800Hz、1個7200
μsec Nパワー5OWの条件で、最大0.18■φ
、深さ0.11目の溝8をσ、19簡間隔で直列に形成
した。この溝8を覆うようにして日本電気硝子■製LS
−0803のガラスを主成分とするペーストを0120
■の厚さに印刷し、温度400°Cで焼き付けた後、溝
8に沿って分割したところ、寸法誤差は0.05關以下
であった。分割した個別基板をキャップ基板5とし、こ
れと同質のベース基板2の枠部2aの主面にキャップ基
板5に焼き付けた封着用ガラス4を当接し、加熱してキ
ャップ基板5とベース基板2とを接合したところ、封着
用ガラス4の端面4aは大きなメニスカスを形成してい
た。このように大きなメニスカスが形成されるのは、涛
8に空間9が残されていたため、分割後には溝8内の斜
面が露出し、この部分にも封・着用ガラス4が濡れるこ
とによる。
"Example" A large sintered substrate 6 with an alumina content of 91wt1% and a thickness of 0.60m was heated at a frequency of 800Hz and 7200 Hz per piece using a CL-411 type laser cutter manufactured by NEC ■.
μsec Maximum 0.18■φ under N power 5OW condition
, grooves 8 with a depth of 0.11 were formed in series at intervals of σ, 19. LS made by Nippon Electric Glass Co., Ltd. to cover this groove 8.
-0120 paste containing glass as main component of 0803
It was printed to a thickness of (2), baked at a temperature of 400°C, and then divided along grooves 8, and the dimensional error was less than 0.05 degrees. The divided individual substrates are used as a cap substrate 5, and the sealing glass 4 baked on the cap substrate 5 is brought into contact with the main surface of the frame portion 2a of the base substrate 2 of the same quality as the cap substrate 5, and heated to separate the cap substrate 5 and the base substrate 2. When these were bonded together, the end surface 4a of the sealing glass 4 formed a large meniscus. The reason why such a large meniscus is formed is that since a space 9 is left in the ridge 8, the slope inside the groove 8 is exposed after division, and the sealing/wearing glass 4 also gets wet in this part.

「発明の効果」 封着用ガラスの印刷位置合わせが容易で、かつ精度良く
分割できる。また、封着用ガラスのメニスカスが大きい
ので、封着のイキ頼性が向上する。
"Effects of the Invention" The printing position of the sealing glass can be easily aligned and divided with high accuracy. Furthermore, since the meniscus of the sealing glass is large, the reliability of sealing is improved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(ト)は本発明製造法の一実施例に従ってセラミ
ック大型基板に溝を形成したところを示す斜視図、第1
図の)は上記セラミック大型基板に封着用ガラスを焼き
付けたところを示す第1図囚のB −B’線断面図、第
1図(0は上記セラミック大型基板を個別基板に分割し
たところを示す断面図、第2図は一般的なセラミックI
Cパッケージの断面図、第8図囚は従来の方法に従って
セラミック大型基板に溝を形成したところを示す斜視図
、第3図(J3)は上記セラミック大型基板に封着用ガ
ラスを焼き付けたところを示す第8図(4)のB −B
’線断面図゛、第3図(Oは上記セラミック大型基板を
個別基板に分割したところを示す断面図でちる。 4・・・封着用ガラス、5・・・個別基板(キャップ基
板)、6・・・大型基板、7・・・溝特許出願人 日本
特殊陶業株式会社  、代表者鈴木亭−パ ゝ 、“() 第    3 (A) 一’>IQ− 4(C)
FIG. 1(G) is a perspective view showing grooves formed in a large ceramic substrate according to an embodiment of the manufacturing method of the present invention;
) is a sectional view taken along the line B-B' of Figure 1, which shows the sealing glass baked onto the large ceramic substrate, and FIG. 1 (0 shows the large ceramic substrate divided into individual substrates). Cross-sectional view, Figure 2 is a general ceramic I
A cross-sectional view of the C package, Figure 8 is a perspective view showing grooves formed on the large ceramic substrate according to the conventional method, and Figure 3 (J3) shows the sealing glass baked onto the large ceramic substrate. B-B in Figure 8 (4)
' Line cross-sectional view', Figure 3 (O is a cross-sectional view showing the above-mentioned large ceramic substrate divided into individual substrates. 4...Glass for sealing, 5...Individual substrate (cap substrate), 6 ...Large substrate, 7...Groove Patent applicant: NGK Spark Plug Co., Ltd., Representative: Suzukitei-Pa, "() 3rd (A) 1'>IQ-4(C)

Claims (1)

【特許請求の範囲】[Claims] セラミック大型基板にこの大型基板を個別基板に分割す
べき溝を形成し、各個別基板の境界線上に封着用ガラス
を焼き付ける方法において上記溝形成手段がレーザー加
工であって、封着用ガラスを溝形成面側に焼き付けるこ
とを特徴とするセラミックICパッケージ基板の製造法
In the method of forming a groove in a large ceramic substrate to divide the large substrate into individual substrates and baking a sealing glass on the boundary line of each individual substrate, the groove forming means is laser processing, and the groove is formed in the sealing glass. A method for manufacturing a ceramic IC package substrate characterized by baking on the surface side.
JP24227386A 1986-10-13 1986-10-13 Manufacture of ceramic ic package substrate Pending JPS6395651A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24227386A JPS6395651A (en) 1986-10-13 1986-10-13 Manufacture of ceramic ic package substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24227386A JPS6395651A (en) 1986-10-13 1986-10-13 Manufacture of ceramic ic package substrate

Publications (1)

Publication Number Publication Date
JPS6395651A true JPS6395651A (en) 1988-04-26

Family

ID=17086806

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24227386A Pending JPS6395651A (en) 1986-10-13 1986-10-13 Manufacture of ceramic ic package substrate

Country Status (1)

Country Link
JP (1) JPS6395651A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5059558A (en) * 1988-06-22 1991-10-22 North American Philips Corp., Signetics Division Use of venting slots to improve hermetic seal for semiconductor dice housed in ceramic packages
JP2002176119A (en) * 2000-12-06 2002-06-21 Toshiba Corp Silicon nitride substrate, silicon nitride circuit substrate using the same, and method of manufacturing the same
CN109979824A (en) * 2018-12-04 2019-07-05 江苏长电科技股份有限公司 A kind of positioning attaching method of ceramic package ceramic cap

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5059558A (en) * 1988-06-22 1991-10-22 North American Philips Corp., Signetics Division Use of venting slots to improve hermetic seal for semiconductor dice housed in ceramic packages
JP2002176119A (en) * 2000-12-06 2002-06-21 Toshiba Corp Silicon nitride substrate, silicon nitride circuit substrate using the same, and method of manufacturing the same
CN109979824A (en) * 2018-12-04 2019-07-05 江苏长电科技股份有限公司 A kind of positioning attaching method of ceramic package ceramic cap

Similar Documents

Publication Publication Date Title
EP0525820B1 (en) Joined ceramic-metal composite substrate and method for production thereof
JPH0777246B2 (en) Ceramics circuit board
JP4496404B2 (en) Metal-ceramic bonding substrate and manufacturing method thereof
JPS6395651A (en) Manufacture of ceramic ic package substrate
JPH11168003A (en) Chip component and manufacture thereof
JPH0566999U (en) Circuit board
JP2002223044A (en) Method for manufacturing electronic component and aggregate board
JPS6233401A (en) Manufacture of negative temperature coefficient thermistor
US5006143A (en) Method of producing a joined article through bonding with low melting point glass
JP2001167914A (en) Dividing trench shape of insulating substrate
JP2001118705A (en) Chip resistor
JP3325483B2 (en) Method of manufacturing glaze substrate for thermal head
JP3065743B2 (en) Manufacturing method of ceramic insulating substrate for electronic components
JPH11168002A (en) Chip component and manufacture thereof
JP3058999B2 (en) Mejiro wiring board
JPH0526756Y2 (en)
JPH08255704A (en) Chip thermistor and its manufacturing method
JPH0436120Y2 (en)
JPH0737708A (en) Manufacture of chip component
JPH03132060A (en) Mounting structure of electronic components and its manufacture
JPS6373501A (en) Resistor
JPH0251292A (en) Ceramic substrate and its manufacture
JPS6028280A (en) Manufacture of led printer element
JPS56155554A (en) Manufacture of ceramic header
JPH09129992A (en) Ceramic substrate with breaking groove