JPS56155554A - Manufacture of ceramic header - Google Patents
Manufacture of ceramic headerInfo
- Publication number
- JPS56155554A JPS56155554A JP5791380A JP5791380A JPS56155554A JP S56155554 A JPS56155554 A JP S56155554A JP 5791380 A JP5791380 A JP 5791380A JP 5791380 A JP5791380 A JP 5791380A JP S56155554 A JPS56155554 A JP S56155554A
- Authority
- JP
- Japan
- Prior art keywords
- thick film
- chip
- end edge
- connecting wires
- conductive paste
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000919 ceramic Substances 0.000 title abstract 3
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 abstract 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 abstract 2
- 239000002241 glass-ceramic Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4867—Applying pastes or inks, e.g. screen printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
Landscapes
- Engineering & Computer Science (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To prevent the generation of connection between connecting wires and the end edge parts of chip in the ceramic header by a method wherein step parts are formed on a ceramic substrate using a thick film dielectric paste, and a pattern to be formed of a thick film conductive paste is formed thereon. CONSTITUTION:The alumina ceramic substrate is washed and degreased. The thick film conductive paste 22 is printed thereon and is baked. The thick film dielectric paste 23 is printed using glass-ceramics, and is laminated to the same thickness with the chip 25 to form the step parts, and the connection with the connecting wires 26 at the end edge parts of chip is prevented. Then the thick film conductive paste 24 is accumulated and is baked. By this constitution, the alumina substrate does not shrink because the baking is finished, and short-circuiting of the connecting wires at the end edge parts of chip is not generated because the second layer 23 is made to thick.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5791380A JPS56155554A (en) | 1980-05-02 | 1980-05-02 | Manufacture of ceramic header |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5791380A JPS56155554A (en) | 1980-05-02 | 1980-05-02 | Manufacture of ceramic header |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56155554A true JPS56155554A (en) | 1981-12-01 |
Family
ID=13069225
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5791380A Pending JPS56155554A (en) | 1980-05-02 | 1980-05-02 | Manufacture of ceramic header |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56155554A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100188729A1 (en) * | 2006-10-25 | 2010-07-29 | Texas Instruments Incorporated | Ceramic Header Method and System |
JP2010283650A (en) * | 2009-06-05 | 2010-12-16 | Daishinku Corp | Piezoelectric oscillator |
-
1980
- 1980-05-02 JP JP5791380A patent/JPS56155554A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100188729A1 (en) * | 2006-10-25 | 2010-07-29 | Texas Instruments Incorporated | Ceramic Header Method and System |
US8627566B2 (en) * | 2006-10-25 | 2014-01-14 | Texas Instruments Incorporated | Method for packaging a microelectromechanical system (MEMS) device |
JP2010283650A (en) * | 2009-06-05 | 2010-12-16 | Daishinku Corp | Piezoelectric oscillator |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6630881B1 (en) | Method for producing multi-layered chip inductor | |
JPS56155554A (en) | Manufacture of ceramic header | |
JP2780408B2 (en) | Square plate type chip resistor | |
JPS6454720A (en) | Manufacture of laminated type ceramic chip capacitor | |
JPS6221260B2 (en) | ||
JP3126131B2 (en) | Square plate type chip resistor | |
JPH0730656Y2 (en) | Ozone generator | |
JPH05135902A (en) | Rectangular type chip resistor and manufacture thereof | |
JP3159440B2 (en) | Square chip resistors | |
JPH04372101A (en) | Square-shaped chip resistor and its manufacture | |
JPS6320108Y2 (en) | ||
JP2505197B2 (en) | Method for forming external electrode of multilayer ceramic capacitor | |
JPH0722222A (en) | Electronic chip device | |
JP809H (en) | Multilayer ceramic capacitor | |
JPS6120740Y2 (en) | ||
JPH03263301A (en) | Rectangular type chip resistor and manufacture thereof | |
JPH0653004A (en) | Rectangular chip resistor and its manufacture | |
JP2710430B2 (en) | Pattern formation method | |
JPS5930520Y2 (en) | Through-layer porcelain capacitor | |
JPS55111152A (en) | Method of manufacturing multilayer thin film circuit board | |
JPS57166716A (en) | Lamination delay line | |
JPH05234702A (en) | Rectangular chip resistor, manufacture thereof, and string of taping parts therefor | |
JPH04223301A (en) | Square chip resistor | |
JPH0457389A (en) | Manufacture of copper circuit board | |
JPS6045095A (en) | Method of producing thick film multilayer board |