JPS6386191A - ダイナミツクメモリ - Google Patents
ダイナミツクメモリInfo
- Publication number
- JPS6386191A JPS6386191A JP61231859A JP23185986A JPS6386191A JP S6386191 A JPS6386191 A JP S6386191A JP 61231859 A JP61231859 A JP 61231859A JP 23185986 A JP23185986 A JP 23185986A JP S6386191 A JPS6386191 A JP S6386191A
- Authority
- JP
- Japan
- Prior art keywords
- column
- cycle
- data
- memory
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61231859A JPS6386191A (ja) | 1986-09-30 | 1986-09-30 | ダイナミツクメモリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61231859A JPS6386191A (ja) | 1986-09-30 | 1986-09-30 | ダイナミツクメモリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6386191A true JPS6386191A (ja) | 1988-04-16 |
| JPH0514359B2 JPH0514359B2 (cs) | 1993-02-24 |
Family
ID=16930135
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61231859A Granted JPS6386191A (ja) | 1986-09-30 | 1986-09-30 | ダイナミツクメモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6386191A (cs) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02223091A (ja) * | 1988-10-28 | 1990-09-05 | Apollo Computer Inc | コンピュータメモリシステム |
| JPH04216394A (ja) * | 1990-12-14 | 1992-08-06 | Toshiba Corp | 半導体記憶装置 |
| JP2000076845A (ja) * | 1998-08-28 | 2000-03-14 | Sony Corp | 記憶装置および記憶装置の制御方法 |
| JP2004335091A (ja) * | 2003-05-07 | 2004-11-25 | Samsung Electronics Co Ltd | 一つのパッドを通じてデータを同時に入出力するための半導体装置及び方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5995660A (ja) * | 1982-11-22 | 1984-06-01 | Nec Corp | デ−タ処理装置 |
-
1986
- 1986-09-30 JP JP61231859A patent/JPS6386191A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5995660A (ja) * | 1982-11-22 | 1984-06-01 | Nec Corp | デ−タ処理装置 |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02223091A (ja) * | 1988-10-28 | 1990-09-05 | Apollo Computer Inc | コンピュータメモリシステム |
| JPH04216394A (ja) * | 1990-12-14 | 1992-08-06 | Toshiba Corp | 半導体記憶装置 |
| JP2000076845A (ja) * | 1998-08-28 | 2000-03-14 | Sony Corp | 記憶装置および記憶装置の制御方法 |
| JP2004335091A (ja) * | 2003-05-07 | 2004-11-25 | Samsung Electronics Co Ltd | 一つのパッドを通じてデータを同時に入出力するための半導体装置及び方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0514359B2 (cs) | 1993-02-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6804743B2 (en) | Two step memory device command buffer apparatus and method and memory devices and computer systems using same | |
| US6385128B1 (en) | Random access memory having a read/write address bus and process for writing to and reading from the same | |
| US8310897B2 (en) | Semiconductor memory device and data processing system including the semiconductor memory device | |
| JP3170146B2 (ja) | 半導体記憶装置 | |
| US5483493A (en) | Multi-bit test circuit of semiconductor memory device | |
| JP3177094B2 (ja) | 半導体記憶装置 | |
| JPH04358392A (ja) | ランダムアクセスメモリ装置およびそのパイプライン・ページモード制御方法 | |
| JPS62222500A (ja) | 半導体記憶装置 | |
| JPH01138694A (ja) | メモリ装置 | |
| US6073219A (en) | Semiconductor memory device with high speed read-modify-write function | |
| JP2746222B2 (ja) | 半導体記憶装置 | |
| CN106158012A (zh) | Fpga片内sram的时序处理方法、片内sram及fpga | |
| US6961830B2 (en) | Semiconductor memory device with fast masking process in burst write mode | |
| KR100324143B1 (ko) | 반도체 메모리장치 및 번인 테스트 방법 | |
| JPS6386191A (ja) | ダイナミツクメモリ | |
| US6735674B2 (en) | Method of maintaining data coherency in late-select synchronous pipeline type semiconductor memory device and data coherency maintaining circuit therefor | |
| JPH1021687A (ja) | 半導体記憶装置 | |
| JPH04129087A (ja) | 半導体記憶装置 | |
| JPH0329187A (ja) | マルチポートsram | |
| JPS623504B2 (cs) | ||
| JPH09231762A (ja) | 半導体記憶装置 | |
| JPH073757B2 (ja) | 半導体記憶装置 | |
| KR970004056B1 (ko) | 반도체 소자의 데이타 출력방법 | |
| JPS63142589A (ja) | 半導体メモリ | |
| JPH0283900A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |