JPS6385968U - - Google Patents
Info
- Publication number
- JPS6385968U JPS6385968U JP18058886U JP18058886U JPS6385968U JP S6385968 U JPS6385968 U JP S6385968U JP 18058886 U JP18058886 U JP 18058886U JP 18058886 U JP18058886 U JP 18058886U JP S6385968 U JPS6385968 U JP S6385968U
- Authority
- JP
- Japan
- Prior art keywords
- video signal
- signal
- separated output
- output
- synthesis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015572 biosynthetic process Effects 0.000 claims description 7
- 238000003786 synthesis reaction Methods 0.000 claims description 7
- 238000000926 separation method Methods 0.000 claims description 2
- 239000002131 composite material Substances 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Description
第１図はこの発明の一実施例の構成を示すブロ
ツク図、第２図は同期信号置換え回路の具体的構
成の一例を示す回路図、第３図乃至第５図は第２
図に示す回路の動作を説明するための信号波形図
、第６図は従来の画像合成回路の構成を示すブロ
ツク図、第７図及び第８図は第６図に示す回路の
動作を説明するための図である。
１１……クランプ回路、１２……ビデオ信号合
成回路、１３……同期信号分離回路、１５……サ
ービス画像発生回路、２１……制御部、２２……
スイツチ、２３……タイミング信号発生回路、２
４……同期信号置換え回路。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention, FIG. 2 is a circuit diagram showing an example of a specific configuration of a synchronization signal replacement circuit, and FIGS.
A signal waveform diagram for explaining the operation of the circuit shown in the figure, FIG. 6 is a block diagram showing the configuration of a conventional image synthesis circuit, and FIGS. 7 and 8 explain the operation of the circuit shown in FIG. 6. This is a diagram for DESCRIPTION OF SYMBOLS 11... Clamp circuit, 12... Video signal synthesis circuit, 13... Synchronization signal separation circuit, 15... Service image generation circuit, 21... Control unit, 22...
Switch, 23...Timing signal generation circuit, 2
4...Synchronization signal replacement circuit.
Claims (1)
信号分離手段と、 この同期信号分離手段から適切な分離出力が得
られているか否かを判定する分離出力判定手段と
、 この分離出力判定手段から適切な分離出力が得
られるとの判定結果が得られる場合は、該分離出
力に同期して上記第１のビデオ信号に第２のビデ
オ信号を合成し、適切な分離出力が得られないと
の判定結果が得られるときは、上記合成処理を上
記分離出力とは非同期の所定のタイミングで実行
するビデオ信号合成手段と、 上記分離出力判定手段から適切な分離出力が得
られないとの判定結果が得られる場合は、上記ビ
デオ信号合成手段から出力される合成ビデオ信号
の同期信号を、上記第１のビデオ信号に含まれる
同期信号から上記合成処理に同期した同期信号に
置き換える同期信号置換え手段とを具備した画像
合成回路。[Claims for Utility Model Registration] Synchronizing signal separating means for separating a synchronizing signal from a first video signal; Separated output determining means for determining whether or not an appropriate separated output is obtained from the synchronizing signal separating means. If the separated output determining means determines that an appropriate separated output can be obtained, the second video signal is synthesized with the first video signal in synchronization with the separated output, and the second video signal is combined with the first video signal to perform appropriate separation. When a determination result that no output is obtained is obtained, an appropriate separated output is obtained from the video signal synthesis means that executes the synthesis processing at a predetermined timing asynchronous to the separated output, and the separated output determination means. If it is determined that the synthesized video signal cannot be synthesized, the synchronization signal of the composite video signal output from the video signal synthesis means is changed from the synchronization signal included in the first video signal to the synchronization signal synchronized with the synthesis process. An image synthesis circuit comprising synchronization signal replacement means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18058886U JPS6385968U (en) | 1986-11-25 | 1986-11-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18058886U JPS6385968U (en) | 1986-11-25 | 1986-11-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6385968U true JPS6385968U (en) | 1988-06-04 |
Family
ID=31124680
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18058886U Pending JPS6385968U (en) | 1986-11-25 | 1986-11-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6385968U (en) |
-
1986
- 1986-11-25 JP JP18058886U patent/JPS6385968U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6385968U (en) | ||
| JPS6344567U (en) | ||
| KR970024558A (en) | Clock generator | |
| JPS6370758U (en) | ||
| JPS6381566U (en) | ||
| JPS60177569U (en) | Clock signal generation circuit for digital television receivers | |
| JPH02147969U (en) | ||
| JPS6364179U (en) | ||
| JPS62169387U (en) | ||
| JPH0275871U (en) | ||
| JPS62168165U (en) | ||
| JPS645568U (en) | ||
| JPS6438690U (en) | ||
| JPS61103981U (en) | ||
| JPH0475484U (en) | ||
| JPH0392883U (en) | ||
| JPH0159380U (en) | ||
| JPH0243084U (en) | ||
| JPS6285053U (en) | ||
| JPS58561U (en) | horizontal oscillation circuit | |
| JPH0260371U (en) | ||
| JPS6341981U (en) | ||
| JPS5828467U (en) | synchronous circuit | |
| JPS6249371U (en) | ||
| JPH0262873U (en) |