JPS638556B2 - - Google Patents
Info
- Publication number
- JPS638556B2 JPS638556B2 JP57184361A JP18436182A JPS638556B2 JP S638556 B2 JPS638556 B2 JP S638556B2 JP 57184361 A JP57184361 A JP 57184361A JP 18436182 A JP18436182 A JP 18436182A JP S638556 B2 JPS638556 B2 JP S638556B2
- Authority
- JP
- Japan
- Prior art keywords
- address signal
- memory cell
- row address
- decoding means
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57184361A JPS5972695A (ja) | 1982-10-18 | 1982-10-18 | 半導体メモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57184361A JPS5972695A (ja) | 1982-10-18 | 1982-10-18 | 半導体メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5972695A JPS5972695A (ja) | 1984-04-24 |
| JPS638556B2 true JPS638556B2 (enExample) | 1988-02-23 |
Family
ID=16151890
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57184361A Granted JPS5972695A (ja) | 1982-10-18 | 1982-10-18 | 半導体メモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5972695A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0225150U (enExample) * | 1988-08-06 | 1990-02-19 |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61126689A (ja) * | 1984-11-21 | 1986-06-14 | Fujitsu Ltd | 半導体記憶装置 |
| JPH0779248B2 (ja) * | 1987-03-17 | 1995-08-23 | 松下電器産業株式会社 | デコーダ用組み合わせ論理回路 |
| JPH01245489A (ja) * | 1988-03-25 | 1989-09-29 | Hitachi Ltd | 半導体記憶装置 |
| JPH0817035B2 (ja) * | 1988-12-09 | 1996-02-21 | 三菱電機株式会社 | 半導体メモリ装置 |
| JP4007823B2 (ja) | 2002-02-21 | 2007-11-14 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
-
1982
- 1982-10-18 JP JP57184361A patent/JPS5972695A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0225150U (enExample) * | 1988-08-06 | 1990-02-19 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5972695A (ja) | 1984-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100538883B1 (ko) | 반도체 메모리 장치 | |
| JPS6228516B2 (enExample) | ||
| JPS63200391A (ja) | スタテイツク型半導体メモリ | |
| JP2001006370A (ja) | Sram回路 | |
| JPH04228188A (ja) | 半導体記憶装置 | |
| US4951259A (en) | Semiconductor memory device with first and second word line drivers | |
| US4939696A (en) | Semiconductor memory device | |
| JP3018498B2 (ja) | 半導体記憶装置 | |
| JPH07141873A (ja) | 半導体記憶装置 | |
| CA1160742A (en) | Static ram memory cell | |
| JPH0421956B2 (enExample) | ||
| JPS638556B2 (enExample) | ||
| JPH04285794A (ja) | 半導体記憶装置 | |
| JPS5972698A (ja) | 半導体メモリ装置 | |
| US6160751A (en) | Semiconductor memory device allowing efficient column selection | |
| EP0622801A2 (en) | Hierarchical bitline memory architecture | |
| JP4664622B2 (ja) | 半導体集積回路装置 | |
| JPS6218992B2 (enExample) | ||
| JPS6228517B2 (enExample) | ||
| JP2001358228A (ja) | 半導体装置 | |
| JPH0413798B2 (enExample) | ||
| KR0145889B1 (ko) | 공통 비트 라인의 접속 구조를 갖는 메모리 셀 어레이 및 반도체 메모리 장치 | |
| JPH036598B2 (enExample) | ||
| JP3317334B2 (ja) | 半導体記憶装置およびデータ読み出し方法 | |
| JPH0421957B2 (enExample) |