JPS6356898A - ダイナミック型半導体記憶装置 - Google Patents
ダイナミック型半導体記憶装置Info
- Publication number
- JPS6356898A JPS6356898A JP61201133A JP20113386A JPS6356898A JP S6356898 A JPS6356898 A JP S6356898A JP 61201133 A JP61201133 A JP 61201133A JP 20113386 A JP20113386 A JP 20113386A JP S6356898 A JPS6356898 A JP S6356898A
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- cas
- ras
- signal
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61201133A JPS6356898A (ja) | 1986-08-27 | 1986-08-27 | ダイナミック型半導体記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61201133A JPS6356898A (ja) | 1986-08-27 | 1986-08-27 | ダイナミック型半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6356898A true JPS6356898A (ja) | 1988-03-11 |
| JPH0413795B2 JPH0413795B2 (OSRAM) | 1992-03-10 |
Family
ID=16435951
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61201133A Granted JPS6356898A (ja) | 1986-08-27 | 1986-08-27 | ダイナミック型半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6356898A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5745914A (en) * | 1996-02-09 | 1998-04-28 | International Business Machines Corporation | Technique for converting system signals from one address configuration to a different address configuration |
-
1986
- 1986-08-27 JP JP61201133A patent/JPS6356898A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5745914A (en) * | 1996-02-09 | 1998-04-28 | International Business Machines Corporation | Technique for converting system signals from one address configuration to a different address configuration |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0413795B2 (OSRAM) | 1992-03-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3140461B2 (ja) | ランダム・アクセス・メモリ | |
| JP4000206B2 (ja) | 半導体記憶装置 | |
| JPH06103757A (ja) | リフレッシュアドレステスト回路を備えた半導体メモリ装置 | |
| US6859407B1 (en) | Memory with auto refresh to designated banks | |
| JP2010186530A (ja) | 半導体記憶装置、メモリシステム、及び半導体記憶装置のリフレッシュ制御方法 | |
| JPH08138374A (ja) | 半導体メモリ装置およびそのリフレッシュ方法 | |
| TW200402056A (en) | Semiconductor memory | |
| JPH02292794A (ja) | 半導体記憶装置およびその動作方法 | |
| US6657920B2 (en) | Circuit for generating internal address in semiconductor memory device | |
| US6349072B1 (en) | Random access memory device | |
| US6501701B2 (en) | Semiconductor memory device | |
| JPH10134569A (ja) | 同期型ダイナミック・ランダム・アクセス・メモリ | |
| JP2000235789A (ja) | メモリ制御装置 | |
| JPH11339469A (ja) | 半導体記憶装置 | |
| JPH02260195A (ja) | リフレッシュコントロール回路 | |
| JP3302726B2 (ja) | 半導体記憶装置 | |
| JPH0413795B2 (OSRAM) | ||
| JPH0468714B2 (OSRAM) | ||
| TWI289850B (en) | Refresh methods for RAM cells featuring high speed access | |
| JPS63114000A (ja) | ダイナミツク・ランダム・アクセス・メモリの制御方式 | |
| TWI891296B (zh) | 半導體記憶裝置及其控制方法 | |
| JP2594757B2 (ja) | 記憶装置のリフレッシュ制御回路 | |
| JP2009176343A (ja) | 半導体記憶装置 | |
| JPH0221488A (ja) | 半導体記憶装置 | |
| KR19990070522A (ko) | 디램 및 이를 포함하는 시스템 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |