JPS6349388B2 - - Google Patents

Info

Publication number
JPS6349388B2
JPS6349388B2 JP58153280A JP15328083A JPS6349388B2 JP S6349388 B2 JPS6349388 B2 JP S6349388B2 JP 58153280 A JP58153280 A JP 58153280A JP 15328083 A JP15328083 A JP 15328083A JP S6349388 B2 JPS6349388 B2 JP S6349388B2
Authority
JP
Japan
Prior art keywords
layer
insulating film
mos transistor
predetermined region
polycrystalline silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58153280A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5956760A (ja
Inventor
Makoto Takechi
Hiroshi Kawamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58153280A priority Critical patent/JPS5956760A/ja
Publication of JPS5956760A publication Critical patent/JPS5956760A/ja
Publication of JPS6349388B2 publication Critical patent/JPS6349388B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP58153280A 1983-08-24 1983-08-24 半導体装置 Granted JPS5956760A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58153280A JPS5956760A (ja) 1983-08-24 1983-08-24 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58153280A JPS5956760A (ja) 1983-08-24 1983-08-24 半導体装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP10058276A Division JPS5326688A (en) 1976-08-25 1976-08-25 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS5956760A JPS5956760A (ja) 1984-04-02
JPS6349388B2 true JPS6349388B2 (enExample) 1988-10-04

Family

ID=15559014

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58153280A Granted JPS5956760A (ja) 1983-08-24 1983-08-24 半導体装置

Country Status (1)

Country Link
JP (1) JPS5956760A (enExample)

Also Published As

Publication number Publication date
JPS5956760A (ja) 1984-04-02

Similar Documents

Publication Publication Date Title
JP2616569B2 (ja) 半導体集積回路装置の製造方法
US4792841A (en) Semiconductor devices and a process for producing the same
JPS61214555A (ja) 半導体装置
JPH0194664A (ja) 電界効果トランジスタ
JPS6010673A (ja) 半導体装置
US5087578A (en) Semiconductor device having multi-layered wiring
JPS6349388B2 (enExample)
JPS5890755A (ja) 半導体装置
JP3013628B2 (ja) 半導体装置
JPS60200541A (ja) 半導体装置
JPS6012758A (ja) 半導体装置の製造方法
JPH0590492A (ja) 半導体集積回路とその製造方法
KR100230731B1 (ko) 반도체 디바이스의 콘택 구조 및 그 제조방법
JPH0982747A (ja) 半導体装置のパッド電極構造及びその製造方法
JP3264402B2 (ja) 半導体装置
JPS6240746A (ja) 半導体装置
JPS6243175A (ja) 半導体装置の製造方法
JPS5956761A (ja) 半導体装置
JP2732523B2 (ja) 半導体集積回路装置
JP3031137B2 (ja) 絶縁物分離半導体装置
JPS5956762A (ja) 半導体装置の製造方法
JPS61253832A (ja) 半導体装置
JPS63177454A (ja) 半導体装置の製造方法
JPS60144951A (ja) 半導体装置
JPH0618251B2 (ja) 半導体装置