JPS6347374B2 - - Google Patents
Info
- Publication number
- JPS6347374B2 JPS6347374B2 JP57115681A JP11568182A JPS6347374B2 JP S6347374 B2 JPS6347374 B2 JP S6347374B2 JP 57115681 A JP57115681 A JP 57115681A JP 11568182 A JP11568182 A JP 11568182A JP S6347374 B2 JPS6347374 B2 JP S6347374B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- parity
- address
- bits
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57115681A JPS596641A (ja) | 1982-07-03 | 1982-07-03 | パリテイチエツク方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57115681A JPS596641A (ja) | 1982-07-03 | 1982-07-03 | パリテイチエツク方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS596641A JPS596641A (ja) | 1984-01-13 |
| JPS6347374B2 true JPS6347374B2 (enExample) | 1988-09-21 |
Family
ID=14668635
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57115681A Granted JPS596641A (ja) | 1982-07-03 | 1982-07-03 | パリテイチエツク方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS596641A (enExample) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5430855B2 (enExample) * | 1975-02-14 | 1979-10-03 |
-
1982
- 1982-07-03 JP JP57115681A patent/JPS596641A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS596641A (ja) | 1984-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4112502A (en) | Conditional bypass of error correction for dual memory access time selection | |
| JPH11513823A (ja) | 共用sram用のデータ・エラー検出および訂正 | |
| US5369650A (en) | Error detection and correction apparatus in a BY-4 RAM Device | |
| JP2606862B2 (ja) | 単−エラー検出・訂正方式 | |
| KR880000859A (ko) | 마이크로 프로세서 | |
| JPS5797151A (en) | Instruction storage device | |
| KR910014819A (ko) | 듀얼-포트 캐쉬 태그 메모리 | |
| JPS5644946A (en) | Code error correction and detection system | |
| JPS6347374B2 (enExample) | ||
| JP3464738B2 (ja) | コピー防止機能付きrom | |
| JPH03501659A (ja) | パイプラインアドレスチエツクビツトスタツクコントローラ | |
| JP2600376B2 (ja) | メモリ制御装置 | |
| KR840001726A (ko) | 키이기억에러 처리시스템 | |
| JPS5617442A (en) | Parity error processing system | |
| JPS5638636A (en) | Data processing unit | |
| JP2586072B2 (ja) | 記憶装置 | |
| JPS5622291A (en) | Bit error correction method for memory | |
| JPH05108496A (ja) | パトロール制御方式 | |
| JPS61208154A (ja) | 記憶デ−タ保護方式 | |
| JPS6142185Y2 (enExample) | ||
| JPH03244056A (ja) | 情報処理装置 | |
| JPS62293582A (ja) | メモリ装置 | |
| JPS5764400A (en) | Error correction system of storage contents | |
| JPS58115956A (ja) | デ−タ受信方式 | |
| JPH02129742A (ja) | メモリに対するアドレス信号の異常検出方法 |