JPS6347164B2 - - Google Patents
Info
- Publication number
- JPS6347164B2 JPS6347164B2 JP56114765A JP11476581A JPS6347164B2 JP S6347164 B2 JPS6347164 B2 JP S6347164B2 JP 56114765 A JP56114765 A JP 56114765A JP 11476581 A JP11476581 A JP 11476581A JP S6347164 B2 JPS6347164 B2 JP S6347164B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- output
- phase
- voltage
- reference signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000010363 phase shift Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56114765A JPS5815334A (ja) | 1981-07-22 | 1981-07-22 | 位相同期型周波数シンセサイザ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56114765A JPS5815334A (ja) | 1981-07-22 | 1981-07-22 | 位相同期型周波数シンセサイザ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5815334A JPS5815334A (ja) | 1983-01-28 |
JPS6347164B2 true JPS6347164B2 (ko) | 1988-09-20 |
Family
ID=14646118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56114765A Granted JPS5815334A (ja) | 1981-07-22 | 1981-07-22 | 位相同期型周波数シンセサイザ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5815334A (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220146611A (ko) | 2020-04-07 | 2022-11-01 | 닛폰세이테츠 가부시키가이샤 | 내표면 균열 감수성이 우수한 슬래브 및 그 연속 주조 방법 |
KR20220149782A (ko) | 2020-04-07 | 2022-11-08 | 닛폰세이테츠 가부시키가이샤 | 슬래브 및 그 연속 주조 방법 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6359217A (ja) * | 1986-08-29 | 1988-03-15 | Yokogawa Electric Corp | 周波数シンセサイザ |
FR2705002B1 (fr) * | 1993-05-07 | 1995-06-23 | Thomson Csf | Procede et dispositif de generation d'un signal a frequence commande. |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5592043A (en) * | 1978-12-27 | 1980-07-12 | Licentia Gmbh | Digital phase control circuit having auxiliary circuit |
-
1981
- 1981-07-22 JP JP56114765A patent/JPS5815334A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5592043A (en) * | 1978-12-27 | 1980-07-12 | Licentia Gmbh | Digital phase control circuit having auxiliary circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220146611A (ko) | 2020-04-07 | 2022-11-01 | 닛폰세이테츠 가부시키가이샤 | 내표면 균열 감수성이 우수한 슬래브 및 그 연속 주조 방법 |
KR20220149782A (ko) | 2020-04-07 | 2022-11-08 | 닛폰세이테츠 가부시키가이샤 | 슬래브 및 그 연속 주조 방법 |
Also Published As
Publication number | Publication date |
---|---|
JPS5815334A (ja) | 1983-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6380811B1 (en) | Signal generator, and method | |
JP2650492B2 (ja) | 変調スプリアス補償を有する分数nシンセサイザ | |
US8170171B2 (en) | Communication semiconductor integrated circuit | |
EP0153868A2 (en) | FM calibration in a phase-locked loop | |
US6456164B1 (en) | Sigma delta fractional-N frequency divider with improved noise and spur performance | |
RU2134930C1 (ru) | Синтезатор частоты с делением на дробное число и коррекцией остаточной погрешности и способ синтеза частоты | |
US5337024A (en) | Phase locked loop frequency modulator using fractional division | |
JPS61245629A (ja) | N分数型周波数シンセサイザ | |
US4068199A (en) | Digital phase-locked loop frequency modulator | |
US5576666A (en) | Fractional-N frequency synthesizer with temperature compensation | |
US4024464A (en) | Frequency synthesizer of the phase lock loop type | |
US5808493A (en) | Rational frequency division device and frequency synthesizer using the same | |
US20140097875A1 (en) | Non-Linear-Error Correction in Fractional-N Digital PLL Frequency Synthesizer | |
JPH01221904A (ja) | 位相同期ループ周波数シンセサイザ | |
JP2001513304A (ja) | ジッター補償されたn分周周波数シンセサイザー | |
JPS63219225A (ja) | クロック信号発生器 | |
KR100738242B1 (ko) | 캘리브레이션된 주파수 변조 위상 고정 루프 방법 및 장치 | |
CN113692708A (zh) | 用于产生可控频率的产生器和方法 | |
JPH04212522A (ja) | 周波数合成装置 | |
JPS58105631A (ja) | 周波数変調送信機 | |
US7081798B2 (en) | Variable frequency synthesizer comprising a sigma-delta modulator | |
US20090278614A1 (en) | Phase synchronizing circuit | |
EP1297619B1 (en) | Linear dead-band-free digital phase detection | |
JPS6347164B2 (ko) | ||
JPH07143000A (ja) | 制御可能な発振器用の回路を使用する同期クロック生成方法 |