JPS6338900B2 - - Google Patents
Info
- Publication number
- JPS6338900B2 JPS6338900B2 JP56209993A JP20999381A JPS6338900B2 JP S6338900 B2 JPS6338900 B2 JP S6338900B2 JP 56209993 A JP56209993 A JP 56209993A JP 20999381 A JP20999381 A JP 20999381A JP S6338900 B2 JPS6338900 B2 JP S6338900B2
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- output
- bits
- code
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209993A JPS58114542A (ja) | 1981-12-28 | 1981-12-28 | 符号変換回路 |
| CA000401079A CA1186763A (en) | 1981-04-20 | 1982-04-15 | Consecutive identical digit suppression system in a digital communication system |
| GB8211095A GB2098432B (en) | 1981-04-20 | 1982-04-16 | Consecutive identical digit suppression system |
| DE3214150A DE3214150C2 (de) | 1981-04-20 | 1982-04-17 | Schaltungsanordnung zum Begrenzen der Anzahl gleicher aufeinanderfolgender Bits in einer Folge von Bits bei einer digitalen Übertragungseinrichtung |
| US06/369,838 US4502143A (en) | 1981-04-20 | 1982-04-19 | Consecutive identical digit suppression system in a digital communication system |
| NLAANVRAGE8201608,A NL185969C (nl) | 1981-04-20 | 1982-04-19 | Bit-invoegsysteem voor het vermijden van een teveel aan opeenvolgende identieke bits. |
| FR8206678A FR2504327A1 (fr) | 1981-04-20 | 1982-04-19 | Systeme de suppression de chiffres identiques consecutifs d'un systeme de transmission numerique |
| IT8267523A IT1212659B (it) | 1981-04-20 | 1982-04-20 | Sistema per la soppressione di digit identici consecutivi in un sistema di comunicazione digitale |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209993A JPS58114542A (ja) | 1981-12-28 | 1981-12-28 | 符号変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58114542A JPS58114542A (ja) | 1983-07-07 |
| JPS6338900B2 true JPS6338900B2 (OSRAM) | 1988-08-02 |
Family
ID=16582076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56209993A Granted JPS58114542A (ja) | 1981-04-20 | 1981-12-28 | 符号変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58114542A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6859465B1 (en) * | 1999-11-22 | 2005-02-22 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for constant throughput rate adaptation |
-
1981
- 1981-12-28 JP JP56209993A patent/JPS58114542A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58114542A (ja) | 1983-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4818995A (en) | Parallel transmission system | |
| US4584690A (en) | Alternate Mark Invert (AMI) transceiver with switchable detection and digital precompensation | |
| EP0679307B1 (en) | Delay line separator for data bus | |
| US3982195A (en) | Method and apparatus for decoding diphase signals | |
| EP0119004B1 (en) | Ring communications system | |
| US5163092A (en) | Parallel scrambler used in sonet data transmission | |
| GB2098432A (en) | Consecutive identical digit suppression system | |
| JP2701789B2 (ja) | 全2重伝送回路 | |
| US5185799A (en) | Parallel scrambler used in SONET data transmission | |
| US4740998A (en) | Clock recovery circuit and method | |
| US4481648A (en) | Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks | |
| JPS6338900B2 (OSRAM) | ||
| JPS6338901B2 (OSRAM) | ||
| US5265105A (en) | Decoding circuit for inhibiting error propagation | |
| US4498167A (en) | TDM Communication system | |
| JP3035817B2 (ja) | クロック再生装置 | |
| JPS6338899B2 (OSRAM) | ||
| JP2710525B2 (ja) | ジッタ抑制回路 | |
| GB2032228A (en) | DC free encoding for data transmission | |
| US5309475A (en) | Data interchange network | |
| JP2752654B2 (ja) | スクランブル化符号のデータ伝送方式 | |
| RU2214061C2 (ru) | Устройство для передачи данных | |
| SU1522419A1 (ru) | Регенератор с квантовой обратной св зью | |
| KR950004542Y1 (ko) | 서브코드 인터페이스 회로 | |
| KR910006000B1 (ko) | 고속 데이타-클럭동기프로세서 |