JPS58114542A - 符号変換回路 - Google Patents
符号変換回路Info
- Publication number
- JPS58114542A JPS58114542A JP56209993A JP20999381A JPS58114542A JP S58114542 A JPS58114542 A JP S58114542A JP 56209993 A JP56209993 A JP 56209993A JP 20999381 A JP20999381 A JP 20999381A JP S58114542 A JPS58114542 A JP S58114542A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- bit
- output
- code
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209993A JPS58114542A (ja) | 1981-12-28 | 1981-12-28 | 符号変換回路 |
| CA000401079A CA1186763A (en) | 1981-04-20 | 1982-04-15 | Consecutive identical digit suppression system in a digital communication system |
| GB8211095A GB2098432B (en) | 1981-04-20 | 1982-04-16 | Consecutive identical digit suppression system |
| DE3214150A DE3214150C2 (de) | 1981-04-20 | 1982-04-17 | Schaltungsanordnung zum Begrenzen der Anzahl gleicher aufeinanderfolgender Bits in einer Folge von Bits bei einer digitalen Übertragungseinrichtung |
| US06/369,838 US4502143A (en) | 1981-04-20 | 1982-04-19 | Consecutive identical digit suppression system in a digital communication system |
| NLAANVRAGE8201608,A NL185969C (nl) | 1981-04-20 | 1982-04-19 | Bit-invoegsysteem voor het vermijden van een teveel aan opeenvolgende identieke bits. |
| FR8206678A FR2504327A1 (fr) | 1981-04-20 | 1982-04-19 | Systeme de suppression de chiffres identiques consecutifs d'un systeme de transmission numerique |
| IT8267523A IT1212659B (it) | 1981-04-20 | 1982-04-20 | Sistema per la soppressione di digit identici consecutivi in un sistema di comunicazione digitale |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209993A JPS58114542A (ja) | 1981-12-28 | 1981-12-28 | 符号変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58114542A true JPS58114542A (ja) | 1983-07-07 |
| JPS6338900B2 JPS6338900B2 (OSRAM) | 1988-08-02 |
Family
ID=16582076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56209993A Granted JPS58114542A (ja) | 1981-04-20 | 1981-12-28 | 符号変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58114542A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003515971A (ja) * | 1999-11-22 | 2003-05-07 | テレフオンアクチーボラゲット エル エム エリクソン(パブル) | 一定のスループットレート適合の方法と装置 |
-
1981
- 1981-12-28 JP JP56209993A patent/JPS58114542A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003515971A (ja) * | 1999-11-22 | 2003-05-07 | テレフオンアクチーボラゲット エル エム エリクソン(パブル) | 一定のスループットレート適合の方法と装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6338900B2 (OSRAM) | 1988-08-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4818995A (en) | Parallel transmission system | |
| US4584690A (en) | Alternate Mark Invert (AMI) transceiver with switchable detection and digital precompensation | |
| US20080037693A1 (en) | Vehicular communications system having improved serial communication | |
| US3982195A (en) | Method and apparatus for decoding diphase signals | |
| US7405650B2 (en) | Device with improved serial communication | |
| EP0119004B1 (en) | Ring communications system | |
| CA2251372A1 (en) | System and method for high-speed skew-insensitive multi-channel data transmission | |
| US20040114670A1 (en) | System and method for transmitting data and additional information simultaneously within a wire based communication system | |
| US5163092A (en) | Parallel scrambler used in sonet data transmission | |
| US7206362B2 (en) | Binary data transmission on a single information channel | |
| GB1489177A (en) | Digital data signalling systems and apparatus therefor | |
| JPS58114542A (ja) | 符号変換回路 | |
| US5590140A (en) | Clock recovery extrapolation | |
| US5636248A (en) | Method and system for regenerating amplitude and timing characteristics of an analog signal | |
| US4498167A (en) | TDM Communication system | |
| JPS6338901B2 (OSRAM) | ||
| EP0450148A2 (en) | Decoding circuit for inhibiting error propagation | |
| JPS58111452A (ja) | 符号変換回路 | |
| US5784013A (en) | Circuit for removing energy dispersal in a data transmission | |
| RU2206181C1 (ru) | Устройство для кодирования - декодирования данных | |
| JPH0438174B2 (OSRAM) | ||
| SU1522419A1 (ru) | Регенератор с квантовой обратной св зью | |
| JP2616622B2 (ja) | フレーム相関装置 | |
| Salah Rashdan et al. | A DUAL MODULATION PULSE POSITION MODULATION APPROACH IN 130NM CMOS TECHNOLOGY FOR TIME BASED SERIAL COMMUNICATION LINKS | |
| CA2365608A1 (en) | System and method for high-speed skew-insensitive multi-channel data transmission |