JPS6338195U - - Google Patents
Info
- Publication number
- JPS6338195U JPS6338195U JP13030286U JP13030286U JPS6338195U JP S6338195 U JPS6338195 U JP S6338195U JP 13030286 U JP13030286 U JP 13030286U JP 13030286 U JP13030286 U JP 13030286U JP S6338195 U JPS6338195 U JP S6338195U
- Authority
- JP
- Japan
- Prior art keywords
- timing
- regular
- write address
- performance pattern
- adjustment time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Description
第1図はこの考案の一実施例の全体構成図、第
2図は実施例の要部の機能ブロツク図、第3図は
実施例の動作のフローチヤート、第4図はパター
ン入力例を示す図である。
2―2……タイミング調整用カウンタ、2―3
……アドレスカウンタ、2―4……コンパレータ
、2―5……マージン調整、2―6……プラスワ
ン、2―7……パターン読出し、2―8……キー
スキヤン、41……パターン作成メモリ、42…
…サポートパターンメモリ。
Fig. 1 is an overall configuration diagram of an embodiment of this invention, Fig. 2 is a functional block diagram of the main parts of the embodiment, Fig. 3 is a flowchart of the operation of the embodiment, and Fig. 4 shows an example of pattern input. It is a diagram. 2-2...Counter for timing adjustment, 2-3
... Address counter, 2-4 ... Comparator, 2-5 ... Margin adjustment, 2-6 ... Plus one, 2-7 ... Pattern reading, 2-8 ... Key scan, 41 ... Pattern creation memory, 42...
...Support pattern memory.
Claims (1)
タイミングとして、クロツクの規定する正規のタ
イミングと同期して歩進される書込アドレスを割
り当てることによつて演奏パターンを書き込むリ
アルタイムの演奏パターン書込手段を備える電子
楽器において、 上記演奏パターン書込手段が、 上記の正規の各タイミングの前後に調整時間帯
を設ける調整時間帯付与手段と、 操作入力時に、上記調整時間帯付与手段を使用
して、操作入力のタイミングが属する調整時間帯
をもつ正規のタイミングを特定し、この特定した
正規のタイミングに対応するアドレスを上記書込
アドレスとする書込アドレス決定手段と、 を有することを特徴とする電子楽器。[Claim for Utility Model Registration] A performance pattern is written by assigning a write address that is incremented in synchronization with the regular timing specified by a clock as the storage timing of operation information input at a predetermined timing. In an electronic musical instrument equipped with a real-time performance pattern writing means, the performance pattern writing means includes an adjustment time period providing means for providing an adjustment time period before and after each of the regular timings; Write address determining means that uses the assigning means to specify a regular timing having an adjustment time zone to which the timing of the operation input belongs, and sets the address corresponding to the specified regular timing as the write address; An electronic musical instrument characterized by having:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13030286U JPS6338195U (en) | 1986-08-28 | 1986-08-28 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13030286U JPS6338195U (en) | 1986-08-28 | 1986-08-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6338195U true JPS6338195U (en) | 1988-03-11 |
Family
ID=31027669
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13030286U Pending JPS6338195U (en) | 1986-08-28 | 1986-08-28 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6338195U (en) |
-
1986
- 1986-08-28 JP JP13030286U patent/JPS6338195U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6338195U (en) | ||
JPH0166697U (en) | ||
JPS61162898U (en) | ||
JPH0415744U (en) | ||
JPS63103151U (en) | ||
JPS60176481U (en) | display control device | |
JPS63199357U (en) | ||
JPS5851361U (en) | Microcomputer control circuit | |
JPH01100544U (en) | ||
JPH0356983U (en) | ||
JPS5999298U (en) | Dynamic memory access timing circuit | |
JPS6080600U (en) | Electrically erasable PROM | |
JPS6074297U (en) | RAM access circuit | |
JPS62187500U (en) | ||
JPS60166036U (en) | Preset data writing device | |
JPS5999556U (en) | phase synchronized circuit | |
JPS60164258U (en) | data transfer control device | |
JPS6142588U (en) | memory control circuit | |
JPS6033388U (en) | display device | |
JPS5821192U (en) | Melody generation circuit | |
JPH03128861U (en) | ||
JPS63107050U (en) | ||
JPS61173989U (en) | ||
JPS58140599U (en) | Dynamic random access memory control circuit | |
JPH02118341U (en) |