JPS6337429B2 - - Google Patents
Info
- Publication number
- JPS6337429B2 JPS6337429B2 JP56094814A JP9481481A JPS6337429B2 JP S6337429 B2 JPS6337429 B2 JP S6337429B2 JP 56094814 A JP56094814 A JP 56094814A JP 9481481 A JP9481481 A JP 9481481A JP S6337429 B2 JPS6337429 B2 JP S6337429B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- conductor
- chip
- protective layer
- bonded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Credit Cards Or The Like (AREA)
- Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9481481A JPS57209578A (en) | 1981-06-19 | 1981-06-19 | Card |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9481481A JPS57209578A (en) | 1981-06-19 | 1981-06-19 | Card |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57209578A JPS57209578A (en) | 1982-12-22 |
JPS6337429B2 true JPS6337429B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-07-25 |
Family
ID=14120517
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9481481A Granted JPS57209578A (en) | 1981-06-19 | 1981-06-19 | Card |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57209578A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6142666U (ja) * | 1984-08-15 | 1986-03-19 | カシオ計算機株式会社 | カ−ド型電子機器 |
FR2599165A1 (fr) * | 1986-05-21 | 1987-11-27 | Michot Gerard | Objet associe a un element electronique et procede d'obtention |
EP0620537B1 (fr) * | 1993-04-14 | 1999-01-27 | GUSTAFSON, Ake | Dispositif électronique de marquage |
JP3687459B2 (ja) * | 1999-06-29 | 2005-08-24 | ソニーケミカル株式会社 | Icカード |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2337381A1 (fr) * | 1975-12-31 | 1977-07-29 | Honeywell Bull Soc Ind | Carte portative pour systeme de traitement de signaux electriques et procede de fabrication de cette carte |
-
1981
- 1981-06-19 JP JP9481481A patent/JPS57209578A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57209578A (en) | 1982-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4697073A (en) | IC card | |
US4719140A (en) | Electronic memory card | |
US4795895A (en) | Multi-layered electronic card carrying integrated circuit pellet and having two-pad layered structure for electrical connection thereto | |
JP2002342731A (ja) | 複合icカード | |
EP0326822B1 (en) | Data device module | |
US6170880B1 (en) | Data carrier with a module and a hologram | |
JPS6270094A (ja) | Icカ−ド | |
JPH0199894A (ja) | 電子モジユールを製造する方法 | |
JP4289689B2 (ja) | Icカード及びその製造方法 | |
JPS59193596A (ja) | Icカ−ド用icモジユ−ル | |
JPS6337429B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0387299A (ja) | Icカード | |
JPH0241073B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0521759B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP2588548B2 (ja) | Icカード | |
JPS6153096A (ja) | Icカ−ド | |
JP2002236893A (ja) | ホルダー付き電子情報記録媒体とホルダー付きicカード | |
JPS62227797A (ja) | Icカ−ド | |
JPH04166395A (ja) | Icモジユール | |
JPS62134295A (ja) | Icカ−ド | |
JPS62227796A (ja) | Icカ−ド | |
JPH0752462B2 (ja) | カ−ド状電子機器 | |
JPS6282093A (ja) | 磁気ストライプ付icカ−ド | |
JP2024016768A (ja) | Icカード | |
JPS6274696A (ja) | Icカードの製造方法 |