JPS6336599B2 - - Google Patents
Info
- Publication number
- JPS6336599B2 JPS6336599B2 JP55061865A JP6186580A JPS6336599B2 JP S6336599 B2 JPS6336599 B2 JP S6336599B2 JP 55061865 A JP55061865 A JP 55061865A JP 6186580 A JP6186580 A JP 6186580A JP S6336599 B2 JPS6336599 B2 JP S6336599B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- key
- clock
- circuit
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000011159 matrix material Substances 0.000 claims description 22
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 4
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 230000000630 rising effect Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J9/00—Remote-control of tuned circuits; Combined remote-control of tuning and other functions, e.g. brightness, amplification
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Input From Keyboards Or The Like (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Selective Calling Equipment (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6186580A JPS56158530A (en) | 1980-05-09 | 1980-05-09 | Control input device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6186580A JPS56158530A (en) | 1980-05-09 | 1980-05-09 | Control input device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56158530A JPS56158530A (en) | 1981-12-07 |
| JPS6336599B2 true JPS6336599B2 (enExample) | 1988-07-20 |
Family
ID=13183435
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6186580A Granted JPS56158530A (en) | 1980-05-09 | 1980-05-09 | Control input device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56158530A (enExample) |
-
1980
- 1980-05-09 JP JP6186580A patent/JPS56158530A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56158530A (en) | 1981-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6107841A (en) | Synchronous clock switching circuit for multiple asynchronous clock source | |
| JPH07114348B2 (ja) | 論理回路 | |
| EP0192456B1 (en) | Semiconductor integrated circuit | |
| JPH0736708B2 (ja) | インバ−タ制御回路 | |
| US3976867A (en) | Calculator timer with simple base-6 correction | |
| JPS6336599B2 (enExample) | ||
| US3586878A (en) | Sample,integrate and hold circuit | |
| US20240152173A1 (en) | Output signal generation circuit | |
| JP4240657B2 (ja) | 計数装置及びその駆動方法 | |
| US6237090B1 (en) | Synchronous or asynchronous resetting circuit | |
| JPS596112B2 (ja) | テレビジヨン受像機に対する給電装置 | |
| US4785468A (en) | Intermittent receiver | |
| US5566138A (en) | Counter circuit for controlling the operation of a quartz clock with "one touch" or "fast" electrical resetting of the time | |
| US5770952A (en) | Timer that provides both surveying and counting functions | |
| JPH02124627A (ja) | クロックドライバー回路 | |
| JP2653654B2 (ja) | コンピュータシステムの暴走監視装置 | |
| SU790004A1 (ru) | Блок синхронизации дл считывающих устройств | |
| SU1213525A1 (ru) | Формирователь длительности импульсов | |
| JPS6313551Y2 (enExample) | ||
| SU1185601A1 (ru) | Реверсивный счетчик | |
| KR0152224B1 (ko) | 가변이 가능한 대기 상태 생성 장치 | |
| KR920003035Y1 (ko) | 배수출력을 가지는 입력 신장 출력회로 | |
| JPH0326677Y2 (enExample) | ||
| KR100188627B1 (ko) | 마이크로프로세서 클럭의 중지 제어 장치 및 방법 | |
| SU1045388A1 (ru) | Коммутирующее устройство |