JPS63300348A - マイクロプロセツサシステム - Google Patents
マイクロプロセツサシステムInfo
- Publication number
- JPS63300348A JPS63300348A JP62136340A JP13634087A JPS63300348A JP S63300348 A JPS63300348 A JP S63300348A JP 62136340 A JP62136340 A JP 62136340A JP 13634087 A JP13634087 A JP 13634087A JP S63300348 A JPS63300348 A JP S63300348A
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- bus
- clock
- sent
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62136340A JPS63300348A (ja) | 1987-05-30 | 1987-05-30 | マイクロプロセツサシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62136340A JPS63300348A (ja) | 1987-05-30 | 1987-05-30 | マイクロプロセツサシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63300348A true JPS63300348A (ja) | 1988-12-07 |
| JPH0555908B2 JPH0555908B2 (enExample) | 1993-08-18 |
Family
ID=15172916
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62136340A Granted JPS63300348A (ja) | 1987-05-30 | 1987-05-30 | マイクロプロセツサシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63300348A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02173859A (ja) * | 1988-12-27 | 1990-07-05 | Nec Home Electron Ltd | マルチcpuシステム |
| JPH0553986A (ja) * | 1991-08-22 | 1993-03-05 | Fujitsu Ltd | マイクロプロセツサの入出力制御方式 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57101925A (en) * | 1980-12-17 | 1982-06-24 | Hitachi Ltd | Data processing system having asynchronous interface |
| JPS57199040A (en) * | 1981-06-01 | 1982-12-06 | Mitsubishi Electric Corp | Synchronizing device for data transfer |
-
1987
- 1987-05-30 JP JP62136340A patent/JPS63300348A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57101925A (en) * | 1980-12-17 | 1982-06-24 | Hitachi Ltd | Data processing system having asynchronous interface |
| JPS57199040A (en) * | 1981-06-01 | 1982-12-06 | Mitsubishi Electric Corp | Synchronizing device for data transfer |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02173859A (ja) * | 1988-12-27 | 1990-07-05 | Nec Home Electron Ltd | マルチcpuシステム |
| JPH0553986A (ja) * | 1991-08-22 | 1993-03-05 | Fujitsu Ltd | マイクロプロセツサの入出力制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0555908B2 (enExample) | 1993-08-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7535920B2 (en) | Method and system for optimizing UTOPIA CLAV polling arbitration | |
| WO2020087276A1 (zh) | 大数据运算加速系统和芯片 | |
| EP0618537A1 (en) | System and method for interleaving status information with data transfers in a communications adapter | |
| CN209784995U (zh) | 大数据运算加速系统和芯片 | |
| US11789884B2 (en) | Bus system and method for operating a bus system | |
| JPS63300348A (ja) | マイクロプロセツサシステム | |
| JP2009512259A (ja) | FlexRay通信モジュールとFlexRay加入者装置とを繋ぐ加入者インタフェース、およびFlexRay通信モジュールとFlexRay加入者装置とを繋ぐ加入者インタフェースを経由するメッセージの伝送方法 | |
| JPWO2018101136A1 (ja) | 情報処理システム、半導体集積回路及び情報処理方法 | |
| CN209543343U (zh) | 大数据运算加速系统 | |
| KR101352140B1 (ko) | 데이터 통신 시스템 | |
| EP0193305A2 (en) | System interface for coupling standard microprocessor to a communications adapter | |
| CN113821470A (zh) | 总线设备、嵌入式系统和片上系统 | |
| JP3016788B2 (ja) | 装置間通信・キャッシュ一致処理方式 | |
| JP2001167022A (ja) | データ転送システム | |
| JP2565916B2 (ja) | メモリアクセス制御装置 | |
| KR0170742B1 (ko) | 엠버스를 이용한 데이터 전송 방법 | |
| WO2020087275A1 (zh) | 大数据运算加速系统执行运算的方法 | |
| JPH02150949A (ja) | バス接続装置 | |
| JPS6130300B2 (enExample) | ||
| JPS60160459A (ja) | 直接メモリ・アクセス制御方式 | |
| JPH04225458A (ja) | コンピュータ | |
| JPS6341973A (ja) | マルチプロセツサシステム | |
| JPS5834519Y2 (ja) | 信号授受装置 | |
| JPH02211571A (ja) | 情報処理装置 | |
| WO2020087278A1 (zh) | 大数据运算加速系统及方法 |