JPS6329292B2 - - Google Patents

Info

Publication number
JPS6329292B2
JPS6329292B2 JP60208986A JP20898685A JPS6329292B2 JP S6329292 B2 JPS6329292 B2 JP S6329292B2 JP 60208986 A JP60208986 A JP 60208986A JP 20898685 A JP20898685 A JP 20898685A JP S6329292 B2 JPS6329292 B2 JP S6329292B2
Authority
JP
Japan
Prior art keywords
micro
microinstruction
instruction
operations
executed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60208986A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61110238A (ja
Inventor
Maikeru Jonson Uiriamu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS61110238A publication Critical patent/JPS61110238A/ja
Publication of JPS6329292B2 publication Critical patent/JPS6329292B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262—Arrangements for next microinstruction selection
    • G06F9/264—Microinstruction selection based on results of processing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262—Arrangements for next microinstruction selection
    • G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/28—Enhancement of operational speed, e.g. by using several microcontrol devices operating in parallel
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Executing Machine-Instructions (AREA)
JP60208986A 1984-10-31 1985-09-24 マイクロプログラム式並列プロセツサ Granted JPS61110238A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US66678984A 1984-10-31 1984-10-31
US666789 1984-10-31

Publications (2)

Publication Number Publication Date
JPS61110238A JPS61110238A (ja) 1986-05-28
JPS6329292B2 true JPS6329292B2 (OSRAM) 1988-06-13

Family

ID=24675483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60208986A Granted JPS61110238A (ja) 1984-10-31 1985-09-24 マイクロプログラム式並列プロセツサ

Country Status (5)

Country Link
US (1) US4803615A (OSRAM)
EP (1) EP0181462B1 (OSRAM)
JP (1) JPS61110238A (OSRAM)
CA (1) CA1223969A (OSRAM)
DE (1) DE3586842T2 (OSRAM)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5265037A (en) * 1989-12-06 1993-11-23 Nippondenso Co., Ltd. Rotational speed detecting apparatus storing alternate information in two memories
US5487156A (en) * 1989-12-15 1996-01-23 Popescu; Valeri Processor architecture having independently fetching issuing and updating operations of instructions which are sequentially assigned and stored in order fetched
JPH04140892A (ja) * 1990-02-05 1992-05-14 Internatl Business Mach Corp <Ibm> 制御データをエンコードする装置及び方法
US5898854A (en) * 1994-01-04 1999-04-27 Intel Corporation Apparatus for indicating an oldest non-retired load operation in an array
US5577200A (en) * 1994-02-28 1996-11-19 Intel Corporation Method and apparatus for loading and storing misaligned data on an out-of-order execution computer system
US6145071A (en) * 1994-03-03 2000-11-07 The George Washington University Multi-layer multi-processor information conveyor with periodic transferring of processors' states for on-the-fly transformation of continuous information flows and operating method therefor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4558411A (en) * 1969-05-19 1985-12-10 Burroughs Corp. Polymorphic programmable units employing plural levels of sub-instruction sets
US3736567A (en) * 1971-09-08 1973-05-29 Bunker Ramo Program sequence control
US4001788A (en) * 1975-03-26 1977-01-04 Honeywell Information Systems, Inc. Pathfinder microprogram control system
JPS524140A (en) * 1975-06-28 1977-01-13 Victor Co Of Japan Ltd Data presentation system
JPS52120640A (en) * 1976-04-02 1977-10-11 Toshiba Corp Micro program control system
JPS6019181B2 (ja) * 1977-07-08 1985-05-15 松下電器産業株式会社 固体撮像素子
US4199811A (en) * 1977-09-02 1980-04-22 Sperry Corporation Microprogrammable computer utilizing concurrently operating processors
US4179737A (en) * 1977-12-23 1979-12-18 Burroughs Corporation Means and methods for providing greater speed and flexibility of microinstruction sequencing
US4225920A (en) * 1978-09-11 1980-09-30 Burroughs Corporation Operator independent template control architecture
JPS57189261A (en) * 1981-05-18 1982-11-20 Hitachi Ltd Data processing device
US4571673A (en) * 1983-09-29 1986-02-18 Tandem Computers Incorporated Enhanced CPU microbranching architecture

Also Published As

Publication number Publication date
EP0181462A2 (en) 1986-05-21
JPS61110238A (ja) 1986-05-28
DE3586842T2 (de) 1993-06-09
CA1223969A (en) 1987-07-07
DE3586842D1 (de) 1992-12-24
EP0181462A3 (en) 1989-03-08
US4803615A (en) 1989-02-07
EP0181462B1 (en) 1992-11-19

Similar Documents

Publication Publication Date Title
US5150470A (en) Data processing system with instruction queue having tags indicating outstanding data status
JP2539199B2 (ja) デジタルプロセッサ制御装置
EP0996057B1 (en) Data processor with an instruction unit having a cache and a ROM
US5546597A (en) Ready selection of data dependent instructions using multi-cycle cams in a processor performing out-of-order instruction execution
JP3120152B2 (ja) コンピューターシステム
US4916652A (en) Dynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stream single data architectures
EP0401992B1 (en) Method and apparatus for speeding branch instructions
JPH03116233A (ja) データプロセッサの命令処理システム
JPS6161436B2 (OSRAM)
JPH03116235A (ja) 分岐処理方法及び分岐処理装置
JPH03116236A (ja) 例外処理方法及び例外処理装置
US6192461B1 (en) Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle
JPH09138778A (ja) セマフォ命令用のセマフォ・バッファを用いた装置と方法
JPH0682320B2 (ja) データ処理装置
JPH03233630A (ja) 情報処理装置
JPS6329292B2 (OSRAM)
US5737562A (en) CPU pipeline having queuing stage to facilitate branch instructions
US7237096B1 (en) Storing results of producer instructions to facilitate consumer instruction dependency tracking
US5850563A (en) Processor and method for out-of-order completion of floating-point operations during load/store multiple operations
US6735686B1 (en) Data processing device including two instruction decoders for decoding branch instructions
US20020129229A1 (en) Microinstruction sequencer stack
JP4151497B2 (ja) パイプライン処理装置
JP3102399B2 (ja) データ処理装置及び方法
JP3668643B2 (ja) 情報処理装置
JPS63157235A (ja) コンピユータ・システムの制御装置