JPS63285658A - バス上のデ−タ衝突防止回路 - Google Patents

バス上のデ−タ衝突防止回路

Info

Publication number
JPS63285658A
JPS63285658A JP62121507A JP12150787A JPS63285658A JP S63285658 A JPS63285658 A JP S63285658A JP 62121507 A JP62121507 A JP 62121507A JP 12150787 A JP12150787 A JP 12150787A JP S63285658 A JPS63285658 A JP S63285658A
Authority
JP
Japan
Prior art keywords
bus
data
clock
permission signal
driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62121507A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0461387B2 (enrdf_load_stackoverflow
Inventor
Kenichi Abo
阿保　憲一
Takeshi Murata
雄志 村田
Takahito Noda
野田　敬人
Yuji Kamisaka
神阪　裕士
Kazuyasu Nonomura
野々村　一泰
Masayoshi Takei
武居　正善
Riyouichi Nishimachi
西町　良市
Yasutomo Sakurai
康智 桜井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62121507A priority Critical patent/JPS63285658A/ja
Publication of JPS63285658A publication Critical patent/JPS63285658A/ja
Publication of JPH0461387B2 publication Critical patent/JPH0461387B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/376—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a contention resolving method, e.g. collision detection, collision avoidance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP62121507A 1987-05-19 1987-05-19 バス上のデ−タ衝突防止回路 Granted JPS63285658A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62121507A JPS63285658A (ja) 1987-05-19 1987-05-19 バス上のデ−タ衝突防止回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62121507A JPS63285658A (ja) 1987-05-19 1987-05-19 バス上のデ−タ衝突防止回路

Publications (2)

Publication Number Publication Date
JPS63285658A true JPS63285658A (ja) 1988-11-22
JPH0461387B2 JPH0461387B2 (enrdf_load_stackoverflow) 1992-09-30

Family

ID=14812907

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62121507A Granted JPS63285658A (ja) 1987-05-19 1987-05-19 バス上のデ−タ衝突防止回路

Country Status (1)

Country Link
JP (1) JPS63285658A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0461387B2 (enrdf_load_stackoverflow) 1992-09-30

Similar Documents

Publication Publication Date Title
EP0476990B1 (en) Dynamic bus arbitration
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
JP3400665B2 (ja) Ｐｃｍｃｉａカード上の割り込み共有技術
JPS63303454A (ja) バス拡張制御方式
US6032204A (en) Microcontroller with a synchronous serial interface and a two-channel DMA unit configured together for providing DMA requests to the first and second DMA channel
EP0307793B1 (en) Bus driving and decoding circuit
JPS63175962A (ja) 直接メモリアクセス制御装置とマルチマイクロコンピュータシステム内におけるデータ転送方法
JPS63285658A (ja) バス上のデ−タ衝突防止回路
US5446847A (en) Programmable system bus priority network
JPS6015763A (ja) インタ−フエ−ス制御装置
KR100190184B1 (ko) 직렬버스를 통해 데이타를 송신하는 회로
KR100593787B1 (ko) 통신 버스에서의 차동 스트로빙 방법 및 장치
US7065669B2 (en) System and method for providing a write strobe signal to a receiving element before both an address and data signal
KR940008479B1 (ko) Bus 중재방법
JPH08180027A (ja) 調停回路
JPS6252336B2 (enrdf_load_stackoverflow)
JPS6341973A (ja) マルチプロセツサシステム
US20020131439A1 (en) Data transmission circuit and method
JPS61117650A (ja) バス制御方式
JPH0434187B2 (enrdf_load_stackoverflow)
JPS589618B2 (ja) デ−タ伝送方式
JPH086537A (ja) 映像データ転送処理回路
JPH0644180A (ja) Ｄｍａ装置
JPS59123026A (ja) 非同期バスにおける応答信号出力方式
JPH0113575B2 (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees