JPS63259720A - 浮動小数点乗算回路 - Google Patents

浮動小数点乗算回路

Info

Publication number
JPS63259720A
JPS63259720A JP63069513A JP6951388A JPS63259720A JP S63259720 A JPS63259720 A JP S63259720A JP 63069513 A JP63069513 A JP 63069513A JP 6951388 A JP6951388 A JP 6951388A JP S63259720 A JPS63259720 A JP S63259720A
Authority
JP
Japan
Prior art keywords
circuit
exponent
overflow
mantissa
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63069513A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0327938B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Masahito Kobayashi
小林　正仁
Shigemichi Maeda
前田　成道
Yoshimune Hagiwara
萩原　吉宗
Takashi Akazawa
赤沢　隆
Shizuo Sugiyama
杉山　静夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Kokusai Denki Electric Inc
Original Assignee
Hitachi Denshi KK
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Denshi KK, Hitachi Ltd filed Critical Hitachi Denshi KK
Priority to JP63069513A priority Critical patent/JPS63259720A/ja
Publication of JPS63259720A publication Critical patent/JPS63259720A/ja
Publication of JPH0327938B2 publication Critical patent/JPH0327938B2/ja
Granted legal-status Critical Current

Links

JP63069513A 1988-03-25 1988-03-25 浮動小数点乗算回路 Granted JPS63259720A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63069513A JPS63259720A (ja) 1988-03-25 1988-03-25 浮動小数点乗算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63069513A JPS63259720A (ja) 1988-03-25 1988-03-25 浮動小数点乗算回路

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP55152053A Division JPS5776635A (en) 1980-10-31 1980-10-31 Floating multiplying circuit

Publications (2)

Publication Number Publication Date
JPS63259720A true JPS63259720A (ja) 1988-10-26
JPH0327938B2 JPH0327938B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-04-17

Family

ID=13404888

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63069513A Granted JPS63259720A (ja) 1988-03-25 1988-03-25 浮動小数点乗算回路

Country Status (1)

Country Link
JP (1) JPS63259720A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020059074A1 (ja) * 2018-09-20 2020-03-26 株式会社Pfu データ構造、情報処理装置、方法及びプログラム
JP2022048965A (ja) * 2020-09-15 2022-03-28 浙江大学 正規化浮動小数点数に対する誤差不偏近似乗算器及びその実現方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5330241A (en) * 1976-09-01 1978-03-22 Hitachi Ltd Arithmetic unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5330241A (en) * 1976-09-01 1978-03-22 Hitachi Ltd Arithmetic unit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020059074A1 (ja) * 2018-09-20 2020-03-26 株式会社Pfu データ構造、情報処理装置、方法及びプログラム
JP2022048965A (ja) * 2020-09-15 2022-03-28 浙江大学 正規化浮動小数点数に対する誤差不偏近似乗算器及びその実現方法

Also Published As

Publication number Publication date
JPH0327938B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-04-17

Similar Documents

Publication Publication Date Title
JPS6360417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5181184A (en) Apparatus for multiplying real-time 2's complement code in a digital signal processing system and a method for the same
JPS63259720A (ja) 浮動小数点乗算回路
JPH08161152A (ja) 浮動小数点演算装置
JPH0546363A (ja) 除算器
US20020178202A1 (en) Floating point multiplier for delimited operands
US6654776B1 (en) Method and apparatus for computing parallel leading zero count with offset
JPH05204606A (ja) 浮動小数点演算方式および装置
JPH10198552A (ja) 乗算器
JPH03102519A (ja) 除算器
JP2001034455A (ja) 加算装置，減算装置，乗算装置，除算装置
JPS5960637A (ja) 浮動小数点演算装置
JPH07200259A (ja) 演算処理方法および演算処理装置
JPS60247781A (ja) 演算装置
JPS605338A (ja) 演算装置
JP2622012B2 (ja) シフト回路
JPH0293728A (ja) 演算処理装置
JPH0253819B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0644048A (ja) 浮動小数点演算装置および方法
JPS60235241A (ja) 浮動小数点加算回路
JPH0413734B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0414173A (ja) 固定小数点演算器
JPH1139138A (ja) 正規化回路装置
JPS63229521A (ja) シフト回路
JPH0644226B2 (ja) 演算処理装置