JPS63245127A - Phase locked loop system - Google Patents

Phase locked loop system

Info

Publication number
JPS63245127A
JPS63245127A JP62080207A JP8020787A JPS63245127A JP S63245127 A JPS63245127 A JP S63245127A JP 62080207 A JP62080207 A JP 62080207A JP 8020787 A JP8020787 A JP 8020787A JP S63245127 A JPS63245127 A JP S63245127A
Authority
JP
Japan
Prior art keywords
signal
locked loop
phase locked
horizontal synchronizing
synchronizing signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62080207A
Other languages
Japanese (ja)
Inventor
Tomoaki Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62080207A priority Critical patent/JPS63245127A/en
Publication of JPS63245127A publication Critical patent/JPS63245127A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To allow the titled system to withstand a momentary noise by using a horizontal synchronizing signal as a reference signal and a 1st phase locked loop signal of the same frequency as a reference signal so as to output a 2nd phase locked loop signal with a frequency higher than that of the horizontal synchronizing signal.
CONSTITUTION: A horizontal synchronizing signal is separated from a television composite video signal given from a terminal 52 at a synchronizing separator circuit 2 and given to a phase comparator 3 as a reference signal corresponding to a 1st phase locked loop. The oscillation output signal of a voltage controlled oscillator (I) is given to a phase comparator 7 as a reference signal to a 2nd phase locked loop. An output signal of a voltage controlled oscillator (II) 5 is outputted from a terminal 51 as a synchronizing signal having a high frequency being n-times of the horizontal synchronizing signal. The circuit is stable against fluctuation such as temperature by the double phase locked loop and withstands a momentary pulse noise and a high frequency signal synchronized with the horizontal synchronizing signal is obtained.
COPYRIGHT: (C)1988,JPO&Japio
JP62080207A 1987-03-31 1987-03-31 Phase locked loop system Pending JPS63245127A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62080207A JPS63245127A (en) 1987-03-31 1987-03-31 Phase locked loop system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62080207A JPS63245127A (en) 1987-03-31 1987-03-31 Phase locked loop system

Publications (1)

Publication Number Publication Date
JPS63245127A true JPS63245127A (en) 1988-10-12

Family

ID=13711941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62080207A Pending JPS63245127A (en) 1987-03-31 1987-03-31 Phase locked loop system

Country Status (1)

Country Link
JP (1) JPS63245127A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08335875A (en) * 1995-06-07 1996-12-17 Nec Corp Clock generator

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5658335A (en) * 1979-10-18 1981-05-21 Sony Corp Pll

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5658335A (en) * 1979-10-18 1981-05-21 Sony Corp Pll

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08335875A (en) * 1995-06-07 1996-12-17 Nec Corp Clock generator

Similar Documents

Publication Publication Date Title
JPS6119261A (en) Frequency converting circuit
JPS58191573A (en) Horizontal scanning frequency multiplier circuit
JPS631284A (en) Signal processing circuit
JPS63245127A (en) Phase locked loop system
JPH0265525A (en) Phase locked loop circuit
JPS63296589A (en) Pll circuit
JPS60180290A (en) Television receiver
JPH03284062A (en) Pll circuit for video signal processor
JPH0346886A (en) Muse/ntsc converter and chrominance subcarrier signal generating method
JPS63193783A (en) N-fold scan television receiver
JPS63256084A (en) Clock signal generating circuit
JPS6231270A (en) External synchronous circuit for video camera
JPS62117477A (en) Pal synchronizing signal generator
JPS6055770A (en) Horizontal pulse generator of television receiver
JPS63193361A (en) Reference signal generation circuit for tape recorder
JPH03117988A (en) Master clock generating circuit
JPS61187486A (en) Beam index type image receiver
JPS57145488A (en) Compensating system of time axis
JPS54159818A (en) Delay circuit
JPH01252070A (en) Generating method for timing signal for television
JPH04348678A (en) Video detection circuit
JPS6471280A (en) On-screen display circuit
JPH03277075A (en) Horizontal synchronizing signal processing circuit
JPH03133265A (en) Television receiver
JPH0435390A (en) Color signal processor unit