JPS6322503B2 - - Google Patents

Info

Publication number
JPS6322503B2
JPS6322503B2 JP55084808A JP8480880A JPS6322503B2 JP S6322503 B2 JPS6322503 B2 JP S6322503B2 JP 55084808 A JP55084808 A JP 55084808A JP 8480880 A JP8480880 A JP 8480880A JP S6322503 B2 JPS6322503 B2 JP S6322503B2
Authority
JP
Japan
Prior art keywords
bit
clock pulse
decoding
flip
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55084808A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5710566A (en
Inventor
Shigeyuki Kawarabayashi
Tadayoshi Kitayama
Yasuo Sugyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP8480880A priority Critical patent/JPS5710566A/ja
Publication of JPS5710566A publication Critical patent/JPS5710566A/ja
Publication of JPS6322503B2 publication Critical patent/JPS6322503B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP8480880A 1980-06-20 1980-06-20 Decoding circuit Granted JPS5710566A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8480880A JPS5710566A (en) 1980-06-20 1980-06-20 Decoding circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8480880A JPS5710566A (en) 1980-06-20 1980-06-20 Decoding circuit

Publications (2)

Publication Number Publication Date
JPS5710566A JPS5710566A (en) 1982-01-20
JPS6322503B2 true JPS6322503B2 (enrdf_load_stackoverflow) 1988-05-12

Family

ID=13841012

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8480880A Granted JPS5710566A (en) 1980-06-20 1980-06-20 Decoding circuit

Country Status (1)

Country Link
JP (1) JPS5710566A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3517665A1 (de) * 1985-05-15 1986-11-20 Wacker-Chemitronic Gesellschaft für Elektronik-Grundstoffe mbH, 8263 Burghausen Verfahren zum polieren von siliciumscheiben
JPH07257279A (ja) * 1994-03-17 1995-10-09 Tetsuji Tsuzuki バックミラー
JP2002155180A (ja) * 2000-11-22 2002-05-28 Asahi Denka Kogyo Kk 食品包装用塩化ビニル系樹脂組成物

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU1374776A (en) * 1975-05-12 1977-11-10 Gen Electric Function control apparatus for a radio communication system
JPS5232204A (en) * 1975-09-06 1977-03-11 Fujitsu Ltd Light pcm communication system

Also Published As

Publication number Publication date
JPS5710566A (en) 1982-01-20

Similar Documents

Publication Publication Date Title
US4506372A (en) Method and apparatus for recognizing in a receiver the start of a telegram signal consisting of a bit impulse sequence
JPH04284753A (ja) Ｃｒｃ演算方法及びａｔｍ交換方式におけるｈｅｃ同期装置
JPH0124385B2 (enrdf_load_stackoverflow)
JPH0376613B2 (enrdf_load_stackoverflow)
JP2839868B2 (ja) ５ビット４トリット符号体系
US4244051A (en) Data communication method and apparatus therefor
US4055832A (en) One-error correction convolutional coding system
EP0066620B1 (en) Circuit for clock recovery
JPH0654475B2 (ja) 遷移の誤りを検出する装置
JPS6322503B2 (enrdf_load_stackoverflow)
US4928289A (en) Apparatus and method for binary data transmission
KR100574767B1 (ko) 차분값 데이터 인코딩 기반의 데이터 전송 회로 및 방법
US5265105A (en) Decoding circuit for inhibiting error propagation
US4001779A (en) Digital error correcting decoder
RU2254676C2 (ru) Кодек помехоустойчивого циклического кода
SU849521A1 (ru) Устройство дл цикловой синхронизации
US6944805B2 (en) Self orthogonal decoding circuit and self orthogonal decoding method
RU2820053C1 (ru) Устройство дивергентного декодирования сегментов линейной рекуррентной последовательности
RU2214044C1 (ru) Устройство для кодирования - декодирования данных
CN100413240C (zh) 用于信息长度侦测及错误侦测的改良式循环冗余检验方法
JPH0123016B2 (enrdf_load_stackoverflow)
JP2600575B2 (ja) 変復調装置
SU1241480A1 (ru) Устройство дл декодировани циклических кодов
SU1403379A1 (ru) Устройство дл передачи и приема самосинхронизирующихс кодограмм
KR100292946B1 (ko) 블럭 디코딩 회로