JPS6322344B2 - - Google Patents

Info

Publication number
JPS6322344B2
JPS6322344B2 JP57233539A JP23353982A JPS6322344B2 JP S6322344 B2 JPS6322344 B2 JP S6322344B2 JP 57233539 A JP57233539 A JP 57233539A JP 23353982 A JP23353982 A JP 23353982A JP S6322344 B2 JPS6322344 B2 JP S6322344B2
Authority
JP
Japan
Prior art keywords
semaphore
bus
access
microprocessor
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57233539A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59123063A (ja
Inventor
Shigeo Nanbu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57233539A priority Critical patent/JPS59123063A/ja
Publication of JPS59123063A publication Critical patent/JPS59123063A/ja
Publication of JPS6322344B2 publication Critical patent/JPS6322344B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP57233539A 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式 Granted JPS59123063A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57233539A JPS59123063A (ja) 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57233539A JPS59123063A (ja) 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式

Publications (2)

Publication Number Publication Date
JPS59123063A JPS59123063A (ja) 1984-07-16
JPS6322344B2 true JPS6322344B2 (pt) 1988-05-11

Family

ID=16956631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57233539A Granted JPS59123063A (ja) 1982-12-28 1982-12-28 マルチ・プロセツサ・システムの共有資源アクセス方式

Country Status (1)

Country Link
JP (1) JPS59123063A (pt)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0222630U (pt) * 1988-07-28 1990-02-15

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006151560A (ja) * 2004-11-26 2006-06-15 Mitsubishi Electric Corp 乗客コンベアの制御装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0222630U (pt) * 1988-07-28 1990-02-15

Also Published As

Publication number Publication date
JPS59123063A (ja) 1984-07-16

Similar Documents

Publication Publication Date Title
US5392436A (en) Two level system bus arbitration having lower priority multiprocessor arbitration and higher priority in a single processor and a plurality of bus masters arbitration
US5555425A (en) Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters
US5067071A (en) Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US5625779A (en) Arbitration signaling mechanism to prevent deadlock guarantee access latency, and guarantee acquisition latency for an expansion bridge
JPS5837585B2 (ja) ケイサンキソウチ
US20030126381A1 (en) Low latency lock for multiprocessor computer system
JPH0218657A (ja) 複数バス・マイクロコンピユータ・システム
JPH0833875B2 (ja) バス裁定システム
JP2007219816A (ja) マルチプロセッサシステム
JP2004133942A (ja) データバスシステム及びバス間クロスアクセス方法
JPS6322344B2 (pt)
JP2507071B2 (ja) バスロック制御方式
JPS59229662A (ja) 共有メモリ制御回路
JP3240863B2 (ja) 調停回路
JPS63175964A (ja) 共有メモリ
JPH05257903A (ja) マルチプロセッサシステム
JPH054710B2 (pt)
JPH0724044B2 (ja) Ｄｍａアクセスが可能なコンピユータ・システム
JPH0575140B2 (pt)
JPS63298555A (ja) 共有メモリ制御方式
JPS642985B2 (pt)
JP2001075826A (ja) 並列計算機における高効率セマフォ処理方式
JPS5830676B2 (ja) メモリノフクシヤホウシキ
JPH086905A (ja) マルチポートｒａｍのアクセス調停回路
JPS62298861A (ja) バスロツク制御方式