JPS6321996B2 - - Google Patents
Info
- Publication number
- JPS6321996B2 JPS6321996B2 JP13050380A JP13050380A JPS6321996B2 JP S6321996 B2 JPS6321996 B2 JP S6321996B2 JP 13050380 A JP13050380 A JP 13050380A JP 13050380 A JP13050380 A JP 13050380A JP S6321996 B2 JPS6321996 B2 JP S6321996B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- control signal
- state
- memory
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000003111 delayed effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 6
- 208000034530 PLAA-associated neurodevelopmental disease Diseases 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13050380A JPS5755593A (en) | 1980-09-19 | 1980-09-19 | Tristate associative storage circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13050380A JPS5755593A (en) | 1980-09-19 | 1980-09-19 | Tristate associative storage circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5755593A JPS5755593A (en) | 1982-04-02 |
JPS6321996B2 true JPS6321996B2 (enrdf_load_stackoverflow) | 1988-05-10 |
Family
ID=15035825
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13050380A Granted JPS5755593A (en) | 1980-09-19 | 1980-09-19 | Tristate associative storage circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5755593A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5914933A (ja) * | 1982-07-15 | 1984-01-25 | Mitsubishi Heavy Ind Ltd | タイヤ加硫機のアンロ−ダ |
-
1980
- 1980-09-19 JP JP13050380A patent/JPS5755593A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5755593A (en) | 1982-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4783606A (en) | Programming circuit for programmable logic array I/O cell | |
US10447278B1 (en) | JTL-based superconducting logic arrays and FPGAs | |
US7957177B2 (en) | Static random-access memory with boosted voltages | |
US4551815A (en) | Functionally redundant logic network architectures with logic selection means | |
US4972105A (en) | Programmable configurable logic memory | |
JPH04233825A (ja) | プログラマブル論理装置、この装置で使用する回路ブロック、及び前記装置への入力が論理機能で使用されるかどうかを決定する方法 | |
JPH0645912A (ja) | 構成を変更可能な記憶回路 | |
JPH03166625A (ja) | プログラマブル論理素子のための論理ブロック | |
JPS63200391A (ja) | スタテイツク型半導体メモリ | |
JPH05276007A (ja) | 集積回路装置 | |
US6879185B2 (en) | Low power clock distribution scheme | |
JPS61221938A (ja) | シ−ケンス回路 | |
US5003202A (en) | Coincidence extendable programmable logic device | |
US6418045B2 (en) | Efficient and robust random access memory cell suitable for programmable logic configuration control | |
US3706978A (en) | Functional storage array | |
JP3550163B2 (ja) | プログラムの可能な多層神経回路網 | |
JPS6321996B2 (enrdf_load_stackoverflow) | ||
JPH06215595A (ja) | 半導体記憶装置 | |
JPS6321997B2 (enrdf_load_stackoverflow) | ||
US6157557A (en) | CAM cell and memory employing such, used for both field configurable RAM and PLA | |
US20040056679A1 (en) | High speed zero DC power programmable logic device (PLD) architecture | |
US6249466B1 (en) | Row redundancy scheme | |
JPH07182874A (ja) | 半導体メモリセル回路およびメモリセルアレイ | |
JPS61289593A (ja) | 半導体メモリ | |
JPS6335129B2 (enrdf_load_stackoverflow) |