JPS6335129B2 - - Google Patents

Info

Publication number
JPS6335129B2
JPS6335129B2 JP9020280A JP9020280A JPS6335129B2 JP S6335129 B2 JPS6335129 B2 JP S6335129B2 JP 9020280 A JP9020280 A JP 9020280A JP 9020280 A JP9020280 A JP 9020280A JP S6335129 B2 JPS6335129 B2 JP S6335129B2
Authority
JP
Japan
Prior art keywords
row
memory cells
tristable
column
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9020280A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5715533A (en
Inventor
Yoshihiro Kasuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP9020280A priority Critical patent/JPS5715533A/ja
Publication of JPS5715533A publication Critical patent/JPS5715533A/ja
Publication of JPS6335129B2 publication Critical patent/JPS6335129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17712Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays one of the matrices at least being reprogrammable

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Read Only Memory (AREA)
  • Logic Circuits (AREA)
JP9020280A 1980-07-02 1980-07-02 Logical array circuit possible for write-in Granted JPS5715533A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9020280A JPS5715533A (en) 1980-07-02 1980-07-02 Logical array circuit possible for write-in

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9020280A JPS5715533A (en) 1980-07-02 1980-07-02 Logical array circuit possible for write-in

Publications (2)

Publication Number Publication Date
JPS5715533A JPS5715533A (en) 1982-01-26
JPS6335129B2 true JPS6335129B2 (enrdf_load_stackoverflow) 1988-07-13

Family

ID=13991895

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9020280A Granted JPS5715533A (en) 1980-07-02 1980-07-02 Logical array circuit possible for write-in

Country Status (1)

Country Link
JP (1) JPS5715533A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04502679A (ja) * 1989-10-23 1992-05-14 マイクロソフト コーポレイション キーボードに取り付け可能な調節自在のクランプを備えたポインティングデバイス

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4774421A (en) * 1984-05-03 1988-09-27 Altera Corporation Programmable logic array device using EPROM technology

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04502679A (ja) * 1989-10-23 1992-05-14 マイクロソフト コーポレイション キーボードに取り付け可能な調節自在のクランプを備えたポインティングデバイス

Also Published As

Publication number Publication date
JPS5715533A (en) 1982-01-26

Similar Documents

Publication Publication Date Title
US10756738B2 (en) JTL-based superconducting logic arrays and FPGAS
EP0081917B1 (en) Programmable multiplexer
US5125098A (en) Finite state-machine employing a content-addressable memory
US4034356A (en) Reconfigurable logic array
US6876228B2 (en) Field programmable gate array
US5654650A (en) High throughput FPGA control interface
US4847612A (en) Programmable logic device
KR100235812B1 (ko) 시프트 레지스터 및 프로그래머블 논리회로 및 프로그래머블 논리회로시스템
US20110167241A1 (en) Superconducting circuit for high-speed lookup table
US6865639B2 (en) Scalable self-routing superconductor switch
US5250859A (en) Low power multifunction logic array
US20020057621A1 (en) Programmable logic array device with random access memory configurable as product terms
US3761902A (en) Functional memory using multi-state associative cells
US5924115A (en) Hierarchical memory architecture for a programmable integrated circuit having an interconnect structure connected in a tree configuration
JPH03166625A (ja) プログラマブル論理素子のための論理ブロック
US4327424A (en) Read-only storage using enhancement-mode, depletion-mode or omitted gate field-effect transistors
US5467029A (en) OR array architecture for a programmable logic device
US5349670A (en) Integrated circuit programmable sequencing element apparatus
CN117271436B (zh) 基于sram的电流镜互补存内计算宏电路、及芯片
US4617653A (en) Semiconductor memory device utilizing multi-stage decoding
US5742741A (en) Reconfigurable neural network
US5369618A (en) Serial access memory
US5003202A (en) Coincidence extendable programmable logic device
EP0252654A2 (en) Memory device with programmable output structures
JPS6335129B2 (enrdf_load_stackoverflow)