JPS6321944B2 - - Google Patents

Info

Publication number
JPS6321944B2
JPS6321944B2 JP56052416A JP5241681A JPS6321944B2 JP S6321944 B2 JPS6321944 B2 JP S6321944B2 JP 56052416 A JP56052416 A JP 56052416A JP 5241681 A JP5241681 A JP 5241681A JP S6321944 B2 JPS6321944 B2 JP S6321944B2
Authority
JP
Japan
Prior art keywords
station
input
address
occupied
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56052416A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57168331A (en
Inventor
Hideo Yanai
Hiroaki Nakanishi
Hiroshi Kobayashi
Yasushi Fukunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56052416A priority Critical patent/JPS57168331A/ja
Publication of JPS57168331A publication Critical patent/JPS57168331A/ja
Publication of JPS6321944B2 publication Critical patent/JPS6321944B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
JP56052416A 1981-04-09 1981-04-09 Control method for shared input and output bus Granted JPS57168331A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56052416A JPS57168331A (en) 1981-04-09 1981-04-09 Control method for shared input and output bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56052416A JPS57168331A (en) 1981-04-09 1981-04-09 Control method for shared input and output bus

Publications (2)

Publication Number Publication Date
JPS57168331A JPS57168331A (en) 1982-10-16
JPS6321944B2 true JPS6321944B2 (enrdf_load_stackoverflow) 1988-05-10

Family

ID=12914180

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56052416A Granted JPS57168331A (en) 1981-04-09 1981-04-09 Control method for shared input and output bus

Country Status (1)

Country Link
JP (1) JPS57168331A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51140537A (en) * 1975-05-30 1976-12-03 Fuji Electric Co Ltd System for establishing priority of terminal devices

Also Published As

Publication number Publication date
JPS57168331A (en) 1982-10-16

Similar Documents

Publication Publication Date Title
JP2575356B2 (ja) マルチプロセッサ・システムにおけるマルチプロセッサの動作を順序付ける方法および装置
EP1200897B1 (en) Mechanism for reordering transactions in computer systems with snoop-based cache consistency protocols
JPH0664567B2 (ja) 多重プロセッサシステム
JPH06103155A (ja) 共有メモリ制御方法及び共有メモリ制御装置
JPH07104826B2 (ja) 転送制御装置
JP2001333137A (ja) 自主動作通信制御装置及び自主動作通信制御方法
US6513090B1 (en) Bidirectional data transfer during buffer flushing operations
JPS6321944B2 (enrdf_load_stackoverflow)
JPH0223060B2 (enrdf_load_stackoverflow)
JP2937857B2 (ja) 共通記憶装置のロックフラグ解除方式および方法
JPH04195576A (ja) キャッシュメモリ方式
JP3137970B2 (ja) 共用記憶制御システム
JP2676806B2 (ja) メモリ保護方式
JPS63286949A (ja) バス制御方式
JPH06208547A (ja) 通信制御装置
JPH1055341A (ja) バスインタフェース制御方式
JPH01280858A (ja) 主記憶装置のロック制御方式
JP2573790B2 (ja) 転送制御装置
JP2856709B2 (ja) バス間結合システム
JPH07104843B2 (ja) Ｃｐｕ間のデータ伝送方式
JP2837522B2 (ja) 入出力命令制御方式
JP2593222B2 (ja) マルチプロセッサシステムのインタロック方式
JPH04278659A (ja) マルチプロセッサ間通信方式
JPH0438543A (ja) 装置間通信方式
JPH05101002A (ja) バス要求方式