JPS632174B2 - - Google Patents
Info
- Publication number
- JPS632174B2 JPS632174B2 JP55146425A JP14642580A JPS632174B2 JP S632174 B2 JPS632174 B2 JP S632174B2 JP 55146425 A JP55146425 A JP 55146425A JP 14642580 A JP14642580 A JP 14642580A JP S632174 B2 JPS632174 B2 JP S632174B2
- Authority
- JP
- Japan
- Prior art keywords
- decoder
- fet
- transistors
- transistor
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14642580A JPS5769931A (en) | 1980-10-20 | 1980-10-20 | Decoder circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14642580A JPS5769931A (en) | 1980-10-20 | 1980-10-20 | Decoder circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5769931A JPS5769931A (en) | 1982-04-30 |
JPS632174B2 true JPS632174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-01-18 |
Family
ID=15407385
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14642580A Granted JPS5769931A (en) | 1980-10-20 | 1980-10-20 | Decoder circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5769931A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03125270U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1990-03-31 | 1991-12-18 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4971860A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-11-10 | 1974-07-11 | ||
JPS51147949A (en) * | 1975-06-13 | 1976-12-18 | Fujitsu Ltd | Address inverter circuit |
JPS533160A (en) * | 1976-06-30 | 1978-01-12 | Oki Electric Ind Co Ltd | Gate circuit |
JPS5337338A (en) * | 1976-07-02 | 1978-04-06 | Toko Inc | Dynamic decoding circuit |
-
1980
- 1980-10-20 JP JP14642580A patent/JPS5769931A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03125270U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1990-03-31 | 1991-12-18 |
Also Published As
Publication number | Publication date |
---|---|
JPS5769931A (en) | 1982-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960011206B1 (ko) | 반도체메모리장치의 워드라인구동회로 | |
KR100363142B1 (ko) | 3상태논리게이트회로를갖는반도체집적회로 | |
JPH0468861B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US6222384B1 (en) | Level shifter circuit | |
KR0146387B1 (ko) | 플립플롭형 증폭 회로 | |
JPH08274612A (ja) | 半導体装置 | |
KR960003595B1 (ko) | 집적 반도체 회로 | |
KR100758885B1 (ko) | 플래시 메모리용 고속 디코더 | |
US5420823A (en) | Semiconductor memory with improved power supply control circuit | |
US5369320A (en) | Bootstrapped high-speed output buffer | |
US20030117207A1 (en) | Level shifter having plurality of outputs | |
JPH0562491B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4352996A (en) | IGFET Clock generator circuit employing MOS boatstrap capacitive drive | |
US4554469A (en) | Static bootstrap semiconductor drive circuit | |
US4649300A (en) | Bootstrap buffer | |
US4011549A (en) | Select line hold down circuit for MOS memory decoder | |
JPS632174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
KR0136894B1 (ko) | 반도체 메모리 장치의 버퍼 회로 | |
KR100497688B1 (ko) | 저전압플래시eeprom메모리용행구동회로 | |
JPH0677804A (ja) | 出力回路 | |
US20030222701A1 (en) | Level shifter having plurality of outputs | |
JP3190086B2 (ja) | 昇圧回路 | |
US4636657A (en) | High speed CMOS clock generator | |
US6721210B1 (en) | Voltage boosting circuit for a low power semiconductor memory | |
JP2638046B2 (ja) | I/o線負荷回路 |