JPS63181958U - - Google Patents
Info
- Publication number
- JPS63181958U JPS63181958U JP7211587U JP7211587U JPS63181958U JP S63181958 U JPS63181958 U JP S63181958U JP 7211587 U JP7211587 U JP 7211587U JP 7211587 U JP7211587 U JP 7211587U JP S63181958 U JPS63181958 U JP S63181958U
- Authority
- JP
- Japan
- Prior art keywords
- data
- generation circuit
- trigger
- trigger generation
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案に係るトリガ発生回路の一実施
例を示す構成図、第２図は第１図の回路の動作を
説明するためのタイミング図である。第３図は従
来のトリガ発生回路の一例を示す構成図である。
１…アナログ／デイジタル変換器、２…バスバ
ツフア、３…ストレージメモリ、４…アドレスデ
コーダ、５…データセレクタ、６…トリガチヤネ
ル選択回路、７…ラツチ、８…コンパレータ、９
…トリガレベル、１０…データバス。
FIG. 1 is a block diagram showing an embodiment of a trigger generation circuit according to the present invention, and FIG. 2 is a timing chart for explaining the operation of the circuit shown in FIG. 1. FIG. 3 is a configuration diagram showing an example of a conventional trigger generation circuit. 1... Analog/digital converter, 2... Bus buffer, 3... Storage memory, 4... Address decoder, 5... Data selector, 6... Trigger channel selection circuit, 7... Latch, 8... Comparator, 9
...Trigger level, 10...Data bus.
Claims (1)
レージ装置のトリガ発生回路において、選択され
たチヤネルのアナログ／デイジタル変換されたデ
ータをストレージメモリに転送するときに、同時
にデータをラツチすることによりトリガ用のデー
タとするように構成したことを特徴とするトリガ
発生回路。 In the trigger generation circuit of a storage device that has multiple input channels and trigger functions, when transferring the analog/digital converted data of the selected channel to the storage memory, the data for triggering is generated by simultaneously latching the data. A trigger generation circuit characterized in that it is configured to:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7211587U JPS63181958U (en) | 1987-05-14 | 1987-05-14 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7211587U JPS63181958U (en) | 1987-05-14 | 1987-05-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63181958U true JPS63181958U (en) | 1988-11-24 |
Family
ID=30915284
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7211587U Pending JPS63181958U (en) | 1987-05-14 | 1987-05-14 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63181958U (en) |
-
1987
- 1987-05-14 JP JP7211587U patent/JPS63181958U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63181958U (en) | ||
| JPS6440063U (en) | ||
| JPS59108938U (en) | data acquisition circuit | |
| JPS6235272U (en) | ||
| JPS63107057U (en) | ||
| JPS6429926U (en) | ||
| JPS6356826U (en) | ||
| JPS6484354A (en) | Memory access system | |
| JPH0211600U (en) | ||
| JPS62117800U (en) | ||
| JPS59193023U (en) | television receiver | |
| JPH029950U (en) | ||
| JPS5832503U (en) | Multi-channel continuous output D/A conversion circuit | |
| JPS6365376U (en) | ||
| JPS60121329U (en) | Channel selection device in television receiver | |
| JPH03107830U (en) | ||
| JPS5881601U (en) | process control system | |
| JPS647352U (en) | ||
| JPS5939540U (en) | D/A converter | |
| JPS5972061U (en) | Telemeter device | |
| JPS59106228U (en) | A/D converter output guarantee circuit | |
| JPS5847902U (en) | Control mode selection circuit | |
| JPH0267287U (en) | ||
| JPS59130151U (en) | CCD camera data input device | |
| JPH01103944U (en) |