JPS6317256B2 - - Google Patents

Info

Publication number
JPS6317256B2
JPS6317256B2 JP55019007A JP1900780A JPS6317256B2 JP S6317256 B2 JPS6317256 B2 JP S6317256B2 JP 55019007 A JP55019007 A JP 55019007A JP 1900780 A JP1900780 A JP 1900780A JP S6317256 B2 JPS6317256 B2 JP S6317256B2
Authority
JP
Japan
Prior art keywords
circuit
output
vco
voltage
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55019007A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56116345A (en
Inventor
Kazuo Watanabe
Masanori Ienaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1900780A priority Critical patent/JPS56116345A/ja
Publication of JPS56116345A publication Critical patent/JPS56116345A/ja
Publication of JPS6317256B2 publication Critical patent/JPS6317256B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/36—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving
    • H04H40/45—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D1/00—Demodulation of amplitude-modulated oscillations
    • H03D1/22—Homodyne or synchrodyne circuits
    • H03D1/2209—Decoders for simultaneous demodulation and decoding of signals composed of a sum-signal and a suppressed carrier, amplitude modulated by a difference signal, e.g. stereocoders
    • H03D1/2236—Decoders for simultaneous demodulation and decoding of signals composed of a sum-signal and a suppressed carrier, amplitude modulated by a difference signal, e.g. stereocoders using a phase locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/36—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving
    • H04H40/45—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving
    • H04H40/54—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving generating subcarriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Stereo-Broadcasting Methods (AREA)
JP1900780A 1980-02-20 1980-02-20 Fm stereo demodulation circuit Granted JPS56116345A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1900780A JPS56116345A (en) 1980-02-20 1980-02-20 Fm stereo demodulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1900780A JPS56116345A (en) 1980-02-20 1980-02-20 Fm stereo demodulation circuit

Publications (2)

Publication Number Publication Date
JPS56116345A JPS56116345A (en) 1981-09-12
JPS6317256B2 true JPS6317256B2 (cs) 1988-04-13

Family

ID=11987448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1900780A Granted JPS56116345A (en) 1980-02-20 1980-02-20 Fm stereo demodulation circuit

Country Status (1)

Country Link
JP (1) JPS56116345A (cs)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5399784A (en) * 1977-02-10 1978-08-31 Nec Corp Integrated circuit device

Also Published As

Publication number Publication date
JPS56116345A (en) 1981-09-12

Similar Documents

Publication Publication Date Title
US4814726A (en) Digital phase comparator/charge pump with zero deadband and minimum offset
CA2019778C (en) Charge pump circuit
EP0326940B1 (en) A phase locked loop having a fast lock current reduction and clamping circuit
US5783972A (en) Power saving PLL circuit
US4494080A (en) Voltage-controlled oscillator with independent gain and frequency controls
US4659949A (en) Phase-locked loop circuit
EP1182780B1 (en) Phase locked loop having a reduced lock time
US4881042A (en) Automatically tunable phase locked loop FM detection system
US4595887A (en) Voltage controlled oscillator suited for being formed in an integrated circuit
US4952888A (en) Phase locked loop for direct modulation
JPS6317256B2 (cs)
US6392497B1 (en) Phase-locked loop circuit with high lock speed and stability
US5045818A (en) PLL frequency modulator having bias voltage applied to filter capacitor
US6448751B1 (en) Power supply voltage generator
EP1196997B1 (en) Compensation circuit for low phase offset for phase-locked loops
US4945415A (en) Slew enhancement circuit for an automatic frequency control system
JPH0693632B2 (ja) 送信機
JPS5938761Y2 (ja) Ｐｌｌ回路のロ−パスフィルタ
JPH07101816B2 (ja) 超高周波ダイオード発振器の位相同期回路
JPS6010935A (ja) Ｆｍステレオ復調器
KR100254883B1 (ko) 전압제어발진장치의 자동레벨 제어회로
JPH0224269Y2 (cs)
JPH0342009B2 (cs)
JPH0153806B2 (cs)
JP3263662B2 (ja) Ａｐｃ回路