JPS63157934U - - Google Patents

Info

Publication number
JPS63157934U
JPS63157934U JP5007187U JP5007187U JPS63157934U JP S63157934 U JPS63157934 U JP S63157934U JP 5007187 U JP5007187 U JP 5007187U JP 5007187 U JP5007187 U JP 5007187U JP S63157934 U JPS63157934 U JP S63157934U
Authority
JP
Japan
Prior art keywords
pad
bond pad
board
bare chip
semiconductor bare
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5007187U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP5007187U priority Critical patent/JPS63157934U/ja
Publication of JPS63157934U publication Critical patent/JPS63157934U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Description

【図面の簡単な説明】
第1図はこの考案の一実施例を示す斜視図、第
2図は第1図に示したものの断面図、第3図は従
来の混成集積回路装置の一例を示す斜視図、第4
図は第3図に示したものの断面図である。 図において、1はセラミツク基板、2はセラミ
ツク基板、3,4はワイヤボンドパツド、4,1
3はダイボンドパツド、5はチツプ部品パツド、
6は半導体ベアチツプ、7はリードレスチツプ部
品、8は接合材料、9はボンデイングワイヤ、1
0はコーテイング樹脂、12はセラミツクサブ基
板、15,17は接続パツド、16はスルーホー
ル、18はベース基板である。なお、各図中同一
符号は同一又は相当部分を示す。

Claims (1)

    【実用新案登録請求の範囲】
  1. 一方の面にダイボンドパツド及びワイヤボンド
    パツドを有し、他方の面に前記一方の面のダイボ
    ンドパツド及びワイヤボンドパツド各々と接続さ
    れている接続パツドを有するセラミツクサブ基板
    と、前記のダイボンドパツドに取付けられた半導
    体ベアチツプと、この半導体ベアチツプと前記の
    ワイヤボンドパツドとを接続しているボンデイン
    グワイヤと、前記の半導体ベアチツプ及びボンデ
    イングワイヤを覆つているコーテイング樹脂と、
    前記セラミツクサブ基板の他方の面の接続パツド
    と対応した接続パツドを有するベース基板とで構
    成され、このベース基板の接続パツドに前記のセ
    ラミツクサブ基板の他方の面の接続パツドが取付
    けられた構造となつていることを特徴とする混成
    集積回路装置。
JP5007187U 1987-04-02 1987-04-02 Pending JPS63157934U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5007187U JPS63157934U (ja) 1987-04-02 1987-04-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5007187U JPS63157934U (ja) 1987-04-02 1987-04-02

Publications (1)

Publication Number Publication Date
JPS63157934U true JPS63157934U (ja) 1988-10-17

Family

ID=30873089

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5007187U Pending JPS63157934U (ja) 1987-04-02 1987-04-02

Country Status (1)

Country Link
JP (1) JPS63157934U (ja)

Similar Documents

Publication Publication Date Title
JPS5827935U (ja) 混成集積回路装置
JPS63157934U (ja)
JPH0270447U (ja)
JPS62134254U (ja)
JPS6232550U (ja)
JPS6413144U (ja)
JPH0247034U (ja)
JPS63147831U (ja)
JPH0456340U (ja)
JPH01139449U (ja)
JPH0265356U (ja)
JPH01123361U (ja)
JPH0211333U (ja)
JPS6296848U (ja)
JPH0467353U (ja)
JPS62166636U (ja)
JPS61131870U (ja)
JPH03120052U (ja)
JPH0345656U (ja)
JPS6059538U (ja) 半導体チップキャリアケ−ス
JPS6389264U (ja)
JPS6416636U (ja)
JPH0341934U (ja)
JPS6192064U (ja)
JPH01133734U (ja)